









R63 INTEL SYSTEM DIAGRAM



01

+3V/+5V S5
PG.36
+1.05V
PG.37
CPU Core
PG.40-41
DDR3L
PG.38
Charge
PG.35
Dis-Charge
PG.39
+VGACORE
PG.42
+1.5 VGA
PG.43
+1.0V/+1.8/ +3 VGA
PG.44





Haswell Processor (DDR3)





PROJECT : R63
Quanta Computer Inc.

Size Custom	Document Number SNB 2/4 (DDR3 I/F)	Rev 1A
Date: Friday, December 21, 2012 Sheet 3 of 44		



→ +1.35V_CPU 2,4,12,13,38
 → +VREF_CA_CPU 12

Haswell Processor (POWER)




Capacitor Value	Quantity	Location
330uFx2	7343	BOT socket side
22uF x11	0805	5 on TOP, 6 on BOT inside socket cavity
10uF x10	0805	5 on TOP, 5 on BOT inside socket cavity

- +VCCIO_OUT 2
- +VCCIO_OUT 2,40
- +VCCIO_PCH 10
- +1.5V 6,7,8,10,28,34,38,44
- +1.35V_CPU 2,3,12,13,38
- +1.05V 2,9,10,11,31,34,37
- +VCC_CORE 40,41
- +VCCST 2
- +1.35VSUS 2,3,12,13,38





4/30: DG 498550
 Haswell PWR_DEBUG requires a 150-Ohm pull-up resistor to Core when routed to XDP



Capacitor Value	Quantity	Location
470uF x4	7343	TOP socket side
22uF x8	0805	4 on TOP, 4 on BOT near socket edge
22uF x11	0805	TOP, inside socket cavity
10uF x11	0805	BOT, inside socket cavity


Sense resistor should be placed within 2 inches (50.8 mm) of the processor socket
 Trace Impedance 50 ohm



PROJECT : R63
Quanta Computer Inc.


Size	Document Number	Rev
Custom	SNB 3/4 (POWER)	1A
Date: Friday, December 21, 2012 Sheet 4 of 44		

Haswell Processor (GND)



Haswell Processor (RESERVED, CFG)

05




Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xRESETB de assertion	PEG wait for BIOS training

CFG[3] (PHYSICAL_DEBUG_ENABLED (DFX PRIVACY))
 0 Enable; SET DFX ENABLED BIT IN DEBUG
 1, Disable;

CFG[6:5] (PCIe Port Bifurcation Straps)
 11: (Default) x16 - Device 1 functions 1 and 2 disabled
 10: x8, x8 - Device 1 function 1 enabled; function 2 disabled
 01: Reserved - (Device 1 function 1 disabled; function 2 enabled)
 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled








PROJECT : R63
Quanta Computer Inc.

Size Custom	Document Number SNB 4/4 (GND)	Rev 1A
Date: Friday, December 21, 2012		Sheet 5 of 44



U33C

U33D




DG V0.7 -> 33 ohm
SCH V0.7 -> 0 ohm

DAC_IREF (50ohm)
Trace length < 500 MILLS
Trace spacing = 30 MILLS



PCH Pull-high/low (CLG)




INT HDMI Detect Function



On Die DSW VR Enable
High = Enable (Default)
Low = Disable

System PWR_OK(CLG)



PROJECT : R63
Quanta Computer Inc.

Size Custom	Document Number PCH 1/6 (DMI/FDI/VIDEO)	Rev 1A
Date: Monday, December 24, 2012		Sheet 6 of 44


INT - HDMI

LVDS


Digital Display Interface

CRT





Lynx Point (HDA, JTAG, SATA)



- +1.05V 2,4,9,10,11,31,34,37
- +3V_RTC 6,10,11
- +3VPCU 4,9,11,25,31,32,34,35,36
- +3V 2,6,8,9,10,12,13,14,23,24,25,26,27,28,29,30,31,32,33,34,39,40,42,44
- +3V_DEEP_SUS 6,8,9,10,39
- +3VSS 2,6,9,10,34,36,38,39,42,44
- +5V 23,26,28,29,32,33,34,39
- +3V_RTC_0 11



07



Vender	Size	P/N
AMIC	4MB	AKE392N0Q03 EON EN25QH32-104HIP
AMIC	4MB	AKE392N0800 AMIC A25QE32M-F (QE)
Socket		DFHS08F5023

PCH Strap Table

Pin Name	Strap description	Sampled	Configuration	Circuit									
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	ACZ_SPKR R569 *1K 4 +3V									
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (Int PU)	R563 *1K 4 PCL_GNT3# 8									
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	0 = Disable 1 = Enable	PCH_INVRMEN R389 *330K 4 +3V_RTC									
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security Only for Intelposer	PWROK	0 = Override 1 = Default (weak pull-up 20K)	GPIO33 R680 *0 4 +3V									
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"> <thead> <tr> <th>GNT1#</th> <th>GNT0#</th> <th>Boot Location</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>1</td> <td>SPI</td> </tr> <tr> <td>0</td> <td>0</td> <td>LPC</td> </tr> </tbody> </table>	GNT1#	GNT0#	Boot Location	1	1	SPI	0	0	LPC	Need external pull-down for LPC BIOS] Default weak pull-up on GNT0/1# BBS_BIT0 R613 *1K 4 BBS_BIT0
GNT1#	GNT0#	Boot Location											
1	1	SPI											
0	0	LPC											
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK		BBS_BIT1 R390 *1K 4 BBS_BIT1 8									
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	+VCC_HDA_IO R684 *1K 4 ACZ_SYNC									
HDA_SDO	Flash Descriptor Security	PWROK	0 = Security Effect (Int PD) 1 = Can be Overriden	GPIO33_E R693 *1K 4 +VCC_HDA_IO									
GPIO8	RSVD	RSMRST#	Internal PU	R621 *1K 4 BT_OFF# 9,34									
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Int PU)	R571 *1K 4 PLL_ODVR_EN 9									
SPI_MOSI	iTPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable	PCH_SPI_SI R374 *1K 4 +3V									
GPIO62 / SUSCLK	PLL On-Die Voltage Regulator Enable	RSMRST#	0 = Disable 1 = Enable (Int PU)	R564 *1K 4 PCH_SUSCLK 6,31									

DG recommended that AC coupling capacitors should be close to the connector (<100 mils) for optimal signal quality.


11/29: Pre PV modify

HDD0 (SATA3 6.0Gb/s)

11/29: Pre PV modify

SATA_RCOMP
 Impedance = 50 ohm
 Trace length < 500 mils
 Trace spacing = 15 mils

DG V0.7 -> 750 ohm
SCH V0.7 -> 0 ohm





PROJECT : R63
Quanta Computer Inc.



Size Custom Document Number PCH 2/6 (SATA/HDA/SPI) Rev 1A

Date: Monday, December 24, 2012 Sheet 7 of 44



PCI/USBOC# Pull-up(CLG) Lynx Point (PCI,USB,NVRAM)



Lynx Point (PCI-E,SMBUS,CLK) U33B



Lynx Point (PCI-E,SMBUS,CLK) U33B




PROJECT : R63
Quanta Computer Inc.


Size	Document Number	Rev
Custom	PCH 3/6 (PCI-E/USB/CLK)	1A

Date: Monday, December 24, 2012 | Sheet 8 of 44


Lynx Point (GPIO,VSS_NCTF,RSVD)



GPIO27
 With Intel LAN:
 Connect to LANWAKE# pin on the LAN
 Without Intel LAN:
 Used to wake event from Dsx




10/16: SI modify



12/11: PV Modify
 12/02: Pre PV Modify













BOARD ID SETTING

Model	BOARD_ID5	BOARD_ID4	BOARD_ID2	BOARD_ID1	BOARD_ID0
DB R63 UMA			0	0	0
DB R63 DIS			0	0	1
SI R63 UMA			0	0	0
SI R63 DIS			0	0	1
PV R63 UMA			1	0	0
PV R63 DIS			1	0	1



11/29: Pre PV Modify


Clock Gen Power OK (CLG)




PROJECT : R63
Quanta Computer Inc.

Size Custom	Document Number PCH 4/6 (GPIOMISC)	Rev 1A
Date: Monday, December 24, 2012		Sheet 9 of 44


Lynx Point (POWER)




Lynx Point (POWER)




If BC support embedded flash, SPI power must be used 5V_ON power rail for BC load code.




PCH band gap Power




PCH VCCSUS




PCH VCCIO Power




PCH DS3 PWR




Lynx Point (GND)



Lynx Point (GND)








Green CLK Circuitry



	U36 P/N
UMA	AL3NB244000
DIS	AL000314000

PROJECT : R63
Quanta Computer Inc.


Size Custom Document Number PCH 6/6 (GND) Rev 1A
 Date Monday, December 24, 2012 Sheet 11 of 44





PROJECT : R63
Quanta Computer Inc.

NB5


Size	Document Number	Rev
Custom	DDR3 DIMM0-RVS (5.2H)	1A
Date: Friday, December 21, 2012	Sheet 12 of 44	




- +0.75V_DDR_VTT 12,38,39
- +1.35VSUS 2,3,4,12,38
- +3V 2,6,7,8,9,10,12,14,23,24,25,26,27,28,29,30,31,32,33,34,39,40,42,44
- +SMDDR_VREF_DIMM 12




DDR Thermal Sensor



Place these Caps near So-Dimm1.




VREF DQ1 M1 Solution



PROJECT : R63
Quanta Computer Inc.

NB5	Size	Document Number	Rev
	Custom	DDR3 DIMM1-RVS (9.2H)	1A
Date: Friday, December 21, 2012		Sheet 13 of 44	





2,6,7,8,9,10,12,13,23,24,25,26,27,28,29,30,31,32,33,34,39,40,42,44 +3V
 16,18,19,44 +1.0V_VGA

	PROJECT : R63 Quanta Computer Inc.		Rev 1A
	Size Custom	Document Number THAMES_PCIE_Interface	

For Mars / Sun : AR1/AW8/AR3/AR8/AU8 : NC pin

For Mars / Sun : DP A to D Port: all NC pin

For Sun only : AP10 /AV11 /AT11 /AR12 /AW12 / AU12 /AP12 : NC pin




C (nF)	Look Up
680	00
82	01
10	10
NC	11

R_pu (Ohm)	R_pd (Ohm)	Bits(3,2,1)
NC	4750	000
8450	2000	001
4530	2000	010
6980	4990	011
4530	4990	100
3240	5620	101
3400	10000	110
4750	NC	111

Pin/Bit	Name	Description	Default	Legacy
PS_0[3:1]	romidcf[2:0]	Memory aperture size or ROM type select: If bios_rom_en = 0, romidcf[2:0] define memory aperture size. If bios_rom_en = 1, romidcf[2:0] define ROM type	xxx	gpio_13, gpio_12, gpio_11
PS_0[4]	n/a	Reserved	1	genk_vsync
PS_1[1]	bf_gen3_en_a	PCIe Gen3 capability: 1=Gen3 supported, 0=Gen3 not supported	x	gpio_2
PS_1[2]	bf_clk_pm_en	PCIe CLK PM capability: 1= CLKREQ supported	x	gpio_8
PS_1[3]	n/a	Reserved		genk_clk
PS_1[4]	tx_pwr_a_erb	PCIe Tx power savings: 0=50% swing, 1=full swing	x	gpio_0
PS_1[5]	tx_deemph_en	PCIe Tx de-emphasis: 1=Tx de-emphasis enabled	x	gpio_1
PS_2[1]	n/a	Reserved		n/a
PS_2[2]	n/a	Reserved		n/a
PS_2[3]	bios_rom_en	Enable external BIOS ROM: 1=External ROM connected	x	gpio_22
PS_2[4]	vga_dis	VGA disable: 1=Disable this GPU as the system's VGA controller	0	gpio_9
PS_2[5]	n/a	Reserved		n/a
PS_3[1]	MEM Vendor ID	MEM Vendor ID	0	n/a
PS_3[2]	MEM Vendor ID	MEM Vendor ID	0	n/a
PS_3[3]	MEM Vendor ID	MEM Vendor ID	0	n/a
PS_3[4]	aud_port_cp[2]	3-bit field indicating number of audio-capable display outputs	xxx	n/a
PS_3[5]	aud_port_cp[1]			
PS_0[5]	aud_port_cp[0]			


BITS => BIT1
 PS0 => 11001
 PS1 => 00001
 PS2 => 00000
 PS3 => 11000



VENDOR	R231	R232
HYNIX 2G	NA	4.75K
MICRON 2G	8.45K	2K
SAM 2G	4.53K	2K
HYNIX 1G	6.98K	4.99K
MICRON 1G	4.53K	4.99K
SAM 1G	3.24K	5.62K

PS3 BIT3->BIT1	ID	Memory Type	Configuration	PN	Channel Size
000	0	Hynix	H5TC4G63AFR-11C	AKD5PGWTW08 IC SDRAM(96P)H5TC4G63AFR-11C	2G
001	1	Micron	MT41J256M16HA-093G-E	AKD5P2STL01 IC SDRAM(96P)MT41J256M16HA-093G-E	2G
010	2	Samsung	K4W4G1646B-HC1A	AKD5PZD7501 IC SDRAM(96P)K4W4G1646B-HC1A	2G
011	3	Hynix	H5TC2G83FR-11C	AKD5M2DTW03 IC SDRAM(96P)H5TC2G83FR-11C	1G
100	4	Micron	MT41J128M16JT-093G-E	AKD5M2DTW03 IC SDRAM(96P)MT41J128M16JT-093G-E	1G
101	5	Samsung	K4W2G1646E-BC1A	AKD5MG7535 IC SDRAM(96P)K4W2G1646E-BC1A	1G

+3V_DELAY
 A 3-k external pull up (3.3V) is required if an external BIOS ROM chip is used.






For Mars: Stuff Ra, Rc=> VDDC 1.1V

For Mars / Sun:NC pin
 AL30, AM30, AL29, AM29, AN21, AM21, AK30, AK29


For Sun Only :NC pin
 AL27, AM27, AM20, AN20, AM26, AM26, AL19, , AM19, AJ30, AJ31

For Mars/ Sun
Change La, Lb
Bead to 0 ohm

Memory Type	
DDR3	27-MHz (± 30 ppm) crystal connected to XTALIN/XTALOUT, or 27-MHz (1.8 V) oscillator connected to XTALIN.
GDDR5	27-MHz (3.3 V) oscillator connected to XO_IN, and 100-MHz (3.3 V) oscillator connected to XO_IN2. (By default, this clock should not be spread since internal spreading is used.)




	PROJECT : R63 Quanta Computer Inc.		Rev
	Size Custom Document Number THAMES_XTAL	Date: Friday, December 21, 2012	Sheet 16 of 44
			1A



CONFIGURATION STRAPS -- SEE EACH DATABOOK FOR STRAP DETAILS
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	MLPS	GPIO PIN	DESCRIPTION OF DEFAULT SETTINGS	Default Setting
MLPS_DISABLE	NA	GPIO_28_FDO	Enable MLPS, NA for Thames/Whistler/Seymour 0: Enable MLPS, disable GPIO PINSTRAP 1: Disable MLPS, enable GPIO PINSTRAP	X
TX_PWRS_ENB	PS_1[4]	GPIO0	Transmitter Power Savings Enable 0: 80% Tx output swing 1: Full Tx output swing	X
TX_DEEMPH_EN	PS_1[5]	GPIO1	PCIe Transmitter De-emphasis Enable 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	X
BIF_GEN3_EN_A	PS_1[1]	GPIO2	PCIe Gen3 Enable (NOTE: RESERVED for Thames/Whistler/Seymour) 0: GEN3 not supported at power-on 1: GEN3 supported at power-on	1
BIF_VGA_DIS	PS_2[4]	GPIO9	VGA Control 0: VGA controller capacity enabled 1: VGA controller capacity disabled (for multi-GPU)	0
ROMIDCFG[2:0]	PS_0[3..1]	GPIO[13:11]	Serial ROM type or Memory Aperture Size Select If GPIO22 = 0, defines memory aperture size If GPIO22 = 1, defines ROM type 100 - 512Kbit M25P05A (STD) 101 - 1Mbit M25P10A (STD) 110 - 2Mbit M25P40 (STD) 111 - 4Mbit M25P80 (STD) 100 - 872Kbit Fm25V512 (Chingis) 101 - 1Mbit Fm25LV010 (Chingis)	XXX
BIOS_ROM_EN	PS_2[3]	GPIO22	Enable external BIOS ROM device 0: Disabled 1: Enabled	X
AUD[1] AUD[0]	NA NA	HSYNC VSYNC	00 - No audio function 01 - Audio for DP only 10 - Audio for DP and HDMI if dongle is detected 11 - Audio for both DP and HDMI HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.	XX
CEC_DIS	PS_0[4]	GENLK_VSYNC	Enable CEC function. Reserved for Thames/Whistler/Seymour 0: Disabled 1: Enabled	X
RESERVED RESERVED RESERVED RESERVED	PS_1[3] PS_1[2] NA NA	GENLK_CLK GPIO6 GPIO21 GENERICC	Reserved Reserved Reserved Reserved (for Thames/Whistler/Seymour only)	0 0 0 0
AUD_PORT_CONN_PINSTRAP[2] AUD_PORT_CONN_PINSTRAP[1] AUD_PORT_CONN_PINSTRAP[0]	PS_3[5] PS_3[4] PS_0[5]	NA NA NA	STRAPS TO INDICATE THE NUMBER OF AUDIO CAPABLE DISPLAY OUTPUTS 111 = 0 usable endpoints 110 = 1 usable endpoints 101 = 2 usable endpoints 100 = 3 usable endpoints 011 = 4 usable endpoints 010 = 5 usable endpoints 001 = 6 usable endpoints 000 = all endpoints are usable	XXX





Memory Aperture size

GPIO9 BIOSROM		GPIO13 ROMIDCFG2	GPIO12 ROMIDCFG1	GPIO11 ROMIDCFG0	
0	128M	0	0	0	+VGA_CORE
0	256M	0	0	1	+VGA_CORE
0	64M	0	1	0	+1.5V_VGA
0	32M	0	1	1	+1.5V_VGA
0	512M	1	0	0	+3.3V_Delay
0	1G	1	0	1	+3.3V_Delay
0	2G	1	1	0	+1.8V_VGA
0	4G	1	1	1	+1.8V_VGA

It is a shared pin strap with CONFIG[2:0] if BIOS_ROM_EN is set to 0.

Power Up/Down Sequence






Support BACO Mode

- Notel. 1. No BACO Support :BIF_VDDC shorts with VDDC (Install Ra)
2. BACO Support: Refer to the BACO reference schematics/Application note for detail about BIF_VDDC Rail if BACO is Supported (Uninstall Ra)

PX_EN = 0, for Normal Operation
 PX_EN = 1, for BACO MODE










14,16,18,44 +1.0V_VGA
 11,15,16,18,44 +1.8V_VGA



PROJECT : R63
Quanta Computer Inc.

Size Custom	Document Number THAMES_DP Powers	Rev 1A
Date: Friday, December 21, 2012		Sheet 19 of 44





18.21,22,34,43 +1.5V_VGA  +1.5V_VGA

PROJECT : R63
Quanta Computer Inc.

Size Custom Document Number THAMES_MEM_Interface Rev 1A

Date: Friday, December 21, 2012 Sheet 20 of 44

CHANNEL A: 256MB/512MB DDR3



18.20.22.34.43 +1.5V_VGA



PROJECT : R63
Quanta Computer Inc.

Size: Custom
 Document Number: VRAM-A (DDR3 BGA96)
 Date: Friday, December 21, 2012
 Sheet 21 of 44

Rev 3A

CHANNEL B: 256MB/512MB DDR3

20.22 VMB_MA[14:0] VMB_MA[14:0] 20 VMB_DQ[63:0] VMB_DQ[63:0]
 20 VMB_DM[7:0] VMB_DM[7:0] 20 VMB_WDQS[7:0] VMB_WDQS[7:0]




18.20.21.22.34.43 +1.5V_VGA
 18.20.21.22.34.43 +1.5V_VGA




PROJECT : R63
Quanta Computer Inc.

Size Custom Document Number VRAM-S (DDR3 BGA96) Rev 1A
 Date: Friday, December 21, 2012 Sheet 22 of 44


CRT PORT








- 6 HSYNC_COM
- 6 VSYNC_COM
- 6 DDCCLK
- 6 DDCDATA



HOLE






2.6, 7.8, 9, 10, 12, 13, 14, 23, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 39, 40, 42, 44 +3V

PROJECT : R63
Quanta Computer Inc.










Size Custom	Document Number RTD2136	Rev 1A
Date: Friday, December 21, 2012	Sheet 24 of 44	

LID Switch




12/17: PV modify pn for 0.85 height

10/19: SI modify



EMI request




close to HDMI conn






2	IN_CLK#	IN_CLK#	C346	0.1U/10V_4	C TXC_HDMI-
2	IN_CLK	IN_CLK	C347	0.1U/10V_4	C TXC_HDMI+
2	IN_D0#	IN_D0#	C397	0.1U/10V_4	C TX0_HDMI-
2	IN_D0	IN_D0	C402	0.1U/10V_4	C TX0_HDMI+
2	IN_D1#	IN_D1#	C357	0.1U/10V_4	C TX1_HDMI-
2	IN_D1	IN_D1	C358	0.1U/10V_4	C TX1_HDMI+
2	IN_D2#	IN_D2#	C405	0.1U/10V_4	C TX2_HDMI-
2	IN_D2	IN_D2	C408	0.1U/10V_4	C TX2_HDMI+




Close to HDMI Connector





10/14: SI for EMI request







SP1	SD D1	MS D1
SP2	SD D0	MS D0
SP3	SD CLK	MS D0
SP4	SD CMD	MS D2
SP5	SD D3	MS D3
SP6	SD D2	MS CLK
SP7	SD WP	MS BS


Share Pin



Close to chip pin


















SD / MMC CARD READER






Change footprint to sdcard-psdbtc-09gls1nn4h3-11p


2,6,7,8,9,10,12,13,14,23,24,25,26,28,29,30,31,32,33,34,39,40,42,44 +3VS5
+3V
+3VCARD

	PROJECT : R63 Quanta Computer Inc.		
	Size Custom	Document Number RTS5229 & CR SOCKET	Rev 1A
	Date: Friday, December 21, 2012		Sheet 27 of 44






COMBO JACK




12/11: PV add









Touch Screen Connector



For EMI 0 ~ 22 ohm














10/18: SI modify







if ISOLATEB pin pull-low, the LAN chip will not drive it's PCI-E outputs (excluding PCI_WAKE# pin)



Please add 9 GND VIAS connection with thermal PAD

9/27 EMI request










POWER BOTTON CONNECT




KEYBOARD PULL-UP




TOUCH PAD Con.




CPU FAN




SATA HDD CONNECTOR




SATA ODD CONNECTOR



follow INTEL DG change eject PU to +3V.



High : ODD power down
Low : ODD power on



2,6,7,8,9,10,12,13,14,23,24,25,26,27,28,29,30,31,32,34,39,40,42,44
4,7,9,11,25,31,32,34,35,36
7,23,26,28,29,32,34,39
35,39,44


+3V

+3VPCU


+5V


+12VALW


Mini PCI-E Card 1 WLAN




Accelerometer Sensor








+3.3 Volt +/- 5%
Countinue current:4A
Peak current:6A
OCP minimum:7.5A




+5 Volt +/- 5%
Countinue current:4A
Peak current:6A
OCP minimum:7.5A

Reserve for NB670 5V version.

Reserve for NB670 5V version.




	PROJECT : R63 Quanta Computer Inc.		
	Size Custom	Document Number 3/5VPCU(RT8243A)	Rev 1A
	Date: Friday, December 21, 2012	Sheet 36 of 44	




+1.05V Volt +/- 5%
Countinue current:4A
Peak current:7.7A
OCP minimum:9A

+1.05V 2,4,9,10,11,31,34


	PROJECT : R63		Rev 1A
	Quanta Computer Inc.		
	Size Custom	Document Number 1.05V(RT8228BZ)	
		Sheet 37 of 44	

+1.35VSUS 2,3,4,12,13
+1.5V 6,7,8,10,28,34,44


+1.35V +/- 5%
Countinue current:6A/8A
Peak current:10A/12A
OCP minimum:12A/15A



+1.5V +/- 5%
Countinue current:0.3A
Peak current:0.75A
OCP current:1.2A



	PROJECT : R63		Rev 1A
	Quanta Computer Inc.		
	Size Custom	Document Number DDR3L(APW8819)	
Date: Friday, December 21, 2012		Sheet 38 of 44	




- +5V 7,23,26,28,29,32,33,34
- +VIN 25,34,35,36,37,38,40,42,43,44
- +1.5V 6,7,8,10,28,34,38,44
- +3VS5 2,6,7,9,10,34,36,38,42,44
- +5VS5 23,29,30,34,36,37,38,40,41,42,43,44
- +VH28
- +VAD 35
- +3VSUS 32
- +12VALW 33,35,44
- +3VLANVCC 11,30
- +0.75V_DDR_VTT 12,13,38

CPU	Re	PR18
37W	9.09K	CS29092FB27
47W	14.7K	CS31472FB14


PUT COLSE TO VCORE Phase 1 Inductor

Dummy Rc For 2 phase




CPU	Rd	PR14
37W	43.2K	CS34322FB00
47W	66.5K	CS36652FB16


Dummy Ra and Ca For 2 phase



POP Rb for 2 phase



SV 37W CPU
 VID1=1.8V
 IccMax=55A
 Icc_Dyn=35A
 R_LL=1.5m ohm
 OCP=60A



PUT COLSE TO VCORE HOT SPOT

For 37W CPU ; PC128 Placed 330uF_9 mohm
 For 47W CPU ; PC128 Placed 560uF_4.5 mohm

CPU	Ra	Ca	Rb	Rc	Rd	Re	
37W	Dummy	Dummy	POP	Dummy	CS34322FB00	CS29092FB27	CH733RY8802
47W	POP	POP	Dummy	POP	CS36652FB16	CS31472FB14	CH756RM8802


R63 Location	PR10	PC6	PR4	PR8	PR14	PR18	PC128

CPU	PC128
37W	CH733RY8802
47W	CH756RM8802



PROJECT : R63
 Quanta Computer Inc.

Size Custom	Document Number CPUCORE (NCP81103)	Rev 1A
Date: Friday, December 21, 2012	Sheet 40 of 44	



For 37W CPU
 Dummy these components

+VCC_CORE 4,40

		PROJECT : R63 Quanta Computer Inc.	
		Size Custom Document Number NCP81151	Rev 1A
D:\ntday, December 21, 2012		Sheet 41 of 44	1

VGA Core

+VGA_CORE 18,34,44

42

GPIO12	GPIO16	GPIO15	Thames XT
PWRCNTL4	PWRCNTL3	PWRCNTL1	V-CORE
0	1	0	1.0V
1	0	0	0.9V
1	0	1	0.875V

Default


GPIO10 GPIO12 GPIO16 GPIO20 GPIO15 Mars XT

PWRCNTL5	PWRCNTL4	PWRCNTL3	PWRCNTL2	PWRCNTL1	V-CORE
0	1	1	1	1	1.125V
1	0	0	0	0	1.100V
1	0	0	0	1	1.075V
1	0	0	1	0	1.050V
1	0	0	1	1	1.025V
1	0	1	0	0	1.000V
1	0	1	0	1	0.975V
1	0	1	1	0	0.950V
1	0	1	1	1	0.925V
1	1	0	0	0	0.900V
1	1	0	0	1	0.875V
1	1	0	1	0	0.850V
1	1	0	1	1	0.825V
1	1	1	0	0	0.800V


Default

Mars (25W)

+VGA_CORE
 Continune current: 25A
 Peak current: 30A
 OCP minimum: 33A
 L-L=0mV/A




	PROJECT : R63		Date: Friday, December 21, 2012
	Document Number +VGA_CORE NCP3218G		
	Rev 1A		
Sheet 42 of 44			




+1.5V Volt +/- 5%
Countinue current:6A
Peak current:8A
OCP minimum:12A

9,31,42,44 DGPU_PWROK
 9,42,44 DGPU_PR_EN



	PROJECT : R63		Rev A
	Quanta Computer Inc.		
	Size Custom	Document Number +VGA POWER	
Date: Friday, December 21, 2012	Sheet 43 of 44		

VGA TYPE	R2 Value	P/N	1.0V_VGA
Thems	10K	CS31002FB26	1.0V
MARS	11.3K	CS31132FB07	0.95V

+0.95V +/- 3%
 Countinue current:2A
 Peak current:3A
 OCP minimum:4A



+1.8V +/- 3%
 Countinue current:2A
 Peak current:3A
 OCP minimum:4A



- +1.8V_VGA 11,15,16,18,19
- +1.0V_VGA 14,16,18,19
- +3V_VGA 14,18

