


VFKTA

Rosetta 10FTG


LA-9861P REV 1.0 Schematic

Intel Processor (Ivy Bridge/Sandy Bridge)+
PCH(Panther Point)
2013-02-19 Rev 1.0

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				VFKTA	1.0
				Date: Monday, March 11, 2013	Sheet 1 of 56



Security Classification		Compal Secret Data		Title	
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Block Diagram	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				VFKTA	1.0
Date: Monday, March 11, 2013				Sheet	2 of 56



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/24	Deciphered Date	2013/09/24	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number VFKTA Date: Monday, March 11, 2013
Size	1.0	Rev	1.0	Sheet 3 of 61

Voltage Rails

(O MEANS ON X MEANS OFF)

power plane / State	+RTCVCC	B+	+5VL +3VL	+5VALW +3VALW	+1.5V	+5VS +3VS +1.8VS +1.5VS +1.05VS +0.75VS +CPU_CORE +VGA_CORE +GFX_CORE +VTT +VRAM_1.5VS +3VS_DGPU +1.05VS_DGPU
S0	O	O	O	O	O	O
S1	O	O	O	O	O	O
S3	O	O	O	O	O	X
S5 S4/AC	O	O	O	O	X	X
S5 S4/ Battery only	O	O	O	X	X	X
S5 S4/AC & Battery don't exist	O	X	X	X	X	X

PCH SM Bus Address

Power	Device	HEX	Address
+3VS	DDR SO-DIMM 0	A0 H	1010 0000 b
+3VS	DDR SO-DIMM 1	A4 H	1010 0100 b
+3VS	WLAN/WIMAX		

EC SM Bus1 Address

EC SM Bus2 Address

Power	Device	HEX	Address	Power	Device	HEX	Address
+3VL	Smart Battery	16 H	0001 0110 b	+3VS	PCH	96 H	1001 0110 b
+3VL	Smart Charger	12 H	0001 0010 b	+3VS	NVIDIA GPU	9E H	1001 1010 b
+3VL	USB S&C 14640	35 H	0011 0101 b	+3VS	G-Sensor	40 H	0100 0000 b

BTO Option Table

Function	CPU					
description	IVB i7 3537U	IVB i5 3337U	IVB i3 3227U	IVB i3 2375M	IVB P 2117U	IVB C 847
explain	IVB i7 3537U	IVB i5 3337U	IVB i3 3227U	IVB i3 2375M	IVB P 2117U	IVB C 847
BTO	CPUI73537UR1@	CPUI53337UR1@	CPUI33227UR1@	CPUI32375MR1@	CPUP2117UR1@	CPUC847R1@
	CPUI73537UR3@	CPUI53337UR3@	CPUI33227UR3@	CPUI32375MR3@	CPUP2117UR3@	CPUC847R3@

Function	SKU	PCH		GPU		VRAM	EC	
description	Optimus	Panther Point		N14M-GL	N14P-GV2	Dual Rank	EC	
explain	Optimus	HM76	HM70	N14M-GL	N14P-GV2	Dual Rank	KB9012	NPCE885N
BTO	OPT@	HM76R1@	HM70R1@	N14MGL@	N14PGV2@	DRANK@	9012@	885@
		HM76R3@	HM70R3@	N14MGLR1@ N14MGLR3@	N14PGV2R1@ N14PGV2R3@			


Function	LVDS-eDP		Camera & Mic	USB S&C		CRT		Touch Screen
description	LVDS-eDP		Camera & Mic	14640	14641	CRT		Touch Screen
explain	LVDS	eDP	Camera & Mic	14640	14641	w/ CRT	w/o CRT	Touch Screen
BTO	LVDS@	IEDP@	CAM_EMI@	14640@	14641@	CRT@	CRT_EMI@	NOCRT@ TOUCH_EMI@

Function	WOWL		G-SENSOR	ZPODD		GCLK		VRAM SKU for GV2
description	WOWL		G-SENSOR	ZPODD		GCLK	non-GCLK	Single Rank
explain	w/	w/o	G-SENSOR	w/	w/o	GCLK	non-GCLK	Single Rank
BTO	WOWL@	NOWOWL@	GSENSOR@	ZPODD@	NONZP@	GCLK@	NOGCLK@	GVSR@




Function	Sleep & Music		KB Light	EMI/ESD part	
description	Sleep & Music		KB Light	EMI/ESD part	
explain	w/ S&M	w/o S&M	KB Light	EMI/ESD part	
BTO	269@	259@	KBL@	EMI@	ESD@

STATE	SIGNAL		
	SLP_S3#	SLP_S4#	SLP_S5#
Full ON	HIGH	HIGH	HIGH
S1 (Power On Suspend)	HIGH	HIGH	HIGH
S3 (Suspend to RAM)	LOW	HIGH	HIGH
S4 (Suspend to Disk)	LOW	LOW	HIGH
S5 (Soft OFF)	LOW	LOW	LOW
G3	LOW	LOW	LOW


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Title		
				Notes List		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev	
				VFKTA	1.0	
				Date: Monday, March 11, 2013	Sheet 4 of 56	







by ESD request and place near CPU



Please place near JCPU




0218. Delete 0.1u




Stuff RC158&RC157 if do not support eDP

DDR3 Compensation Signals
Layout Note: Place these resistors near Processor




Routed as a single daisy chain



Close to CPU side


Buffered Rest to CPU




0218. Delete 0.1u

XDP Connector

FAN Control Circuit



Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Ivy Bridge_JTAG/XDP/FAN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	VFKTA	Rev 1.0
Date:	Monday, March 11, 2013	Sheet	5	of	56



	PEG	DG suggest AC cap
IVY Bridge	Gen1/Gen2	75 nF~265 nF
	Gen3	180 nF~265 nF
SANDY Bridge	Gen1/Gen2	180 nF~265 nF
NV N13X	Gen1/2/3	Suggest 220 nF

DDR_A_D[0..63]

DDR_B_D[0..63]

UC1C

UC1D

DDR SYSTEM MEMORY A

DDR SYSTEM MEMORY B

IVY-BRIDGE_BGA1023 CPU@

IVY-BRIDGE_BGA1023 CPU@


SA_CK[0] AU36 DDR_A_CLK0
 SA_CK[1] AV36 DDR_A_CLK1#
 SA_CK[2] AY26 DDR_A_CKE0
 SA_CK[3] AT40 DDR_A_CLK1
 SA_CK[4] AU40 DDR_A_CLK1#
 SA_CK[5] BB26 DDR_A_CKE1
 SA_CS#0 BB40 DDR_A_SCS0#
 SA_CS#1 BC41 DDR_A_SCS1#
 SA_ODT0 AY40 DDR_A_ODT0
 SA_ODT1 BA41 DDR_A_ODT1
 SA_DQS#0 AL11 DDR_A_DQS0
 SA_DQS#1 AR8 DDR_A_DQS1
 SA_DQS#2 AV11 DDR_A_DQS2
 SA_DQS#3 AT17 DDR_A_DQS3
 SA_DQS#4 AV45 DDR_A_DQS4
 SA_DQS#5 AY51 DDR_A_DQS5
 SA_DQS#6 AT55 DDR_A_DQS6
 SA_DQS#7 AK55 DDR_A_DQS7
 SA_DQS0 AJ11 DDR_A_DQS0
 SA_DQS1 AR10 DDR_A_DQS1
 SA_DQS2 AY11 DDR_A_DQS2
 SA_DQS3 AU17 DDR_A_DQS3
 SA_DQS4 AW45 DDR_A_DQS4
 SA_DQS5 AV51 DDR_A_DQS5
 SA_DQS6 AT56 DDR_A_DQS6
 SA_DQS7 AK54 DDR_A_DQS7
 SA_MA0 BG35 DDR_A_MA0
 SA_MA1 BB34 DDR_A_MA1
 SA_MA2 BE35 DDR_A_MA2
 SA_MA3 BD35 DDR_A_MA3
 SA_MA4 AT34 DDR_A_MA4
 SA_MA5 AU34 DDR_A_MA5
 SA_MA6 BB32 DDR_A_MA6
 SA_MA7 AT32 DDR_A_MA7
 SA_MA8 AY32 DDR_A_MA8
 SA_MA9 AV32 DDR_A_MA9
 SA_MA10 BE37 DDR_A_MA10
 SA_MA11 BA30 DDR_A_MA11
 SA_MA12 BC30 DDR_A_MA12
 SA_MA13 AW41 DDR_A_MA13
 SA_MA14 AY28 DDR_A_MA14
 SA_MA15 AU26 DDR_A_MA15

SB_CK[0] AL4 DDR_B_CLK0
 SB_CK[1] AR11 DDR_B_CLK1#
 SB_CK[2] AN3 DDR_B_CKE0
 SB_CK[3] AR4 DDR_B_CKE1
 SB_CK[4] AK4 DDR_B_CLK1
 SB_CK[5] AK3 DDR_B_CLK1#
 SB_CK[6] AN4 DDR_B_CKE1
 SB_CK[7] AR1 DDR_B_CLK1
 SB_CK[8] AT2 DDR_B_CLK1#
 SB_CK[9] AV4 DDR_B_CKE0
 SB_CK[10] BD11 DDR_B_CKE1
 SB_CK[11] AU3 DDR_B_CLK1
 SB_CK[12] AY2 DDR_B_CLK1#
 SB_CK[13] BA3 DDR_B_CKE0
 SB_CK[14] BE9 DDR_B_CKE1
 SB_CK[15] BD9 DDR_B_CLK1
 SB_CK[16] BD13 DDR_B_CLK1#
 SB_CK[17] BF8 DDR_B_CKE0
 SB_CK[18] BD10 DDR_B_CKE1
 SB_CK[19] BE18 DDR_B_CKE1
 SB_CK[20] BE21 DDR_B_CLK1
 SB_CK[21] BE14 DDR_B_CLK1#
 SB_CK[22] BG14 DDR_B_CLK1#
 SB_CK[23] BG17 DDR_B_CLK1#
 SB_CK[24] BF52 DDR_B_CKE0
 SB_CK[25] BF19 DDR_B_CKE1
 SB_CK[26] BD50 DDR_B_CKE1
 SB_CK[27] BF48 DDR_B_CKE0
 SB_CK[28] BC33 DDR_B_CKE1
 SB_CK[29] BF52 DDR_B_CKE0
 SB_CK[30] BD49 DDR_B_CKE1
 SB_CK[31] BE49 DDR_B_CKE0
 SB_CK[32] BD54 DDR_B_CKE1
 SB_CK[33] BF56 DDR_B_CKE0
 SB_CK[34] BE57 DDR_B_CKE1
 SB_CK[35] BC59 DDR_B_CKE0
 SB_CK[36] AY60 DDR_B_CKE1
 SB_CK[37] BE54 DDR_B_CKE0
 SB_CK[38] BG54 DDR_B_CKE1
 SB_CK[39] BA58 DDR_B_CKE0
 SB_CK[40] AW59 DDR_B_CKE1
 SB_CK[41] AU58 DDR_B_CKE0
 SB_CK[42] AN61 DDR_B_CKE1
 SB_CK[43] AN59 DDR_B_CKE0
 SB_CK[44] AU59 DDR_B_CKE1
 SB_CK[45] AU61 DDR_B_CKE0
 SB_CK[46] AN58 DDR_B_CKE1
 SB_CK[47] AR58 DDR_B_CKE0
 SB_CK[48] AK58 DDR_B_CKE1
 SB_CK[49] AL58 DDR_B_CKE0
 SB_CK[50] AG58 DDR_B_CKE1
 SB_CK[51] AG59 DDR_B_CKE0
 SB_CK[52] AM60 DDR_B_CKE1
 SB_CK[53] AL59 DDR_B_CKE0
 SB_CK[54] AF61 DDR_B_CKE1
 SB_CK[55] AH60 DDR_B_CKE0



SB_CK[0] BA34 DDRB_CLK0
 SB_CK[1] AY34 DDRB_CLK1#
 SB_CK[2] AR22 DDRB_CKE0
 SB_CK[3] BA36 DDRB_CLK1
 SB_CK[4] BB36 DDRB_CLK1#
 SB_CK[5] BF27 DDRB_CKE1
 SB_CS#0 BE41 DDRB_SCS0#
 SB_CS#1 BE47 DDRB_SCS1#
 SB_ODT0 AT43 DDRB_ODT0
 SB_ODT1 BG47 DDRB_ODT1
 SB_DQS#0 AL3 DDR_B_DQS0
 SB_DQS#1 AV3 DDR_B_DQS1
 SB_DQS#2 BG11 DDR_B_DQS2
 SB_DQS#3 BD17 DDR_B_DQS3
 SB_DQS#4 BG51 DDR_B_DQS4
 SB_DQS#5 BA59 DDR_B_DQS5
 SB_DQS#6 AT60 DDR_B_DQS6
 SB_DQS#7 AK59 DDR_B_DQS7
 SB_DQS0 AM2 DDR_B_DQS0
 SB_DQS1 AV1 DDR_B_DQS1
 SB_DQS2 BE11 DDR_B_DQS2
 SB_DQS3 BD18 DDR_B_DQS3
 SB_DQS4 BE51 DDR_B_DQS4
 SB_DQS5 BA61 DDR_B_DQS5
 SB_DQS6 AR59 DDR_B_DQS6
 SB_DQS7 AK61 DDR_B_DQS7
 SB_MA0 BF32 DDR_B_MA0
 SB_MA1 BE33 DDR_B_MA1
 SB_MA2 BD33 DDR_B_MA2
 SB_MA3 AU30 DDR_B_MA3
 SB_MA4 BD30 DDR_B_MA4
 SB_MA5 AV30 DDR_B_MA5
 SB_MA6 BC30 DDR_B_MA6
 SB_MA7 BD29 DDR_B_MA7
 SB_MA8 BE30 DDR_B_MA8
 SB_MA9 BE28 DDR_B_MA9
 SB_MA10 BD43 DDR_B_MA10
 SB_MA11 AT28 DDR_B_MA11
 SB_MA12 AV28 DDR_B_MA12
 SB_MA13 BD46 DDR_B_MA13
 SB_MA14 AT26 DDR_B_MA14
 SB_MA15 AU22 DDR_B_MA15

DDR_A_BS0 DDR A BS0 BD37 SA_BS[0]
 DDR_A_BS1 DDR A BS1 BF36 SA_BS[1]
 DDR_A_BS2 DDR A BS2 BA28 SA_BS[2]
 DDR_A_CAS# DDR A CAS# BE39 SA_CAS#
 DDR_A_RAS# DDR A RAS# BD39 SA_RAS#
 DDR_A_WE# DDR A WE# AT41 SA_WE#


DDR_B_BS0 DDR B BS0 BG39 SB_BS[0]
 DDR_B_BS1 DDR B BS1 BD42 SB_BS[1]
 DDR_B_BS2 DDR B BS2 AT22 SB_BS[2]
 DDR_B_CAS# DDR B CAS# AV43 SB_CAS#
 DDR_B_RAS# DDR B RAS# BF40 SB_RAS#
 DDR_B_WE# DDR B WE# BD45 SB_WE#



Security Classification	Compal Secret Data		Title	
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number IVYBRIDGE_DDR3 Date: Monday, March 11, 2013
Rev 1.0 Sheet 7 of 56				



by ESD requestion and place near CPU



Security Classification	Compal Secret Data	
Issued Date	2012/04/19	Deciphered Date
		2015/04/19

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
Title		
Ivy Bridge_POWER-1		
Document Number	Rev	
VFKTA	1.0	
Date	Monday, March 11, 2013	Sheet 8 of 56

POWER

- UC1G**
29A
- AA46 VAXG[1]
 - AB47 VAXG[2]
 - AB50 VAXG[3]
 - AB51 VAXG[4]
 - AB52 VAXG[5]
 - AB53 VAXG[6]
 - AB55 VAXG[7]
 - AB56 VAXG[8]
 - AB58 VAXG[9]
 - AB59 VAXG[10]
 - AC81 VAXG[11]
 - AD47 VAXG[12]
 - AD48 VAXG[13]
 - AD50 VAXG[14]
 - AD51 VAXG[15]
 - AD52 VAXG[16]
 - AD53 VAXG[17]
 - AD55 VAXG[18]
 - AD56 VAXG[19]
 - AD58 VAXG[20]
 - AD59 VAXG[21]
 - AE46 VAXG[22]
 - M45 VAXG[23]
 - P47 VAXG[24]
 - P48 VAXG[25]
 - P50 VAXG[26]
 - P51 VAXG[27]
 - P52 VAXG[28]
 - P53 VAXG[29]
 - P56 VAXG[30]
 - P61 VAXG[31]
 - T48 VAXG[32]
 - T58 VAXG[33]
 - T59 VAXG[34]
 - T61 VAXG[35]
 - U46 VAXG[36]
 - V47 VAXG[37]
 - V48 VAXG[38]
 - V50 VAXG[39]
 - V51 VAXG[40]
 - V52 VAXG[41]
 - V53 VAXG[42]
 - V55 VAXG[43]
 - V56 VAXG[44]
 - V58 VAXG[45]
 - V59 VAXG[46]
 - W50 VAXG[47]
 - W51 VAXG[48]
 - W52 VAXG[49]
 - W53 VAXG[50]
 - W55 VAXG[51]
 - W56 VAXG[52]
 - W61 VAXG[53]
 - Y48 VAXG[54]
 - Y61 VAXG[55]
 - Y61 VAXG[56]

GRAPHICS

DDR3 - 1.5V RAILS

1mA

QUIET RAILS

1.8V RAIL



SA RAIL

SENSE LINES


VCCSA VID Lines

IVY-BRIDGE_BGA1023
CPU@


<BOM>




Intel DDR Vref M3



+1.5V_CPU Decoupling:
2X 47U (MLCC), 6X 10U, 8X 1U




VCCPLL Decoupling:
1X 330U (6m ohm), 1X 10U, 2x1U
Reserve for power consumption
Remove on PVT phase




+VCCSA Decoupling:
2X 47U (MLCC), 3X 10U, 5X 1U

VCCSA_VID0	VCCSA_VID1	+VCCSA
0	0	0.90 V
0	1	0.80 V
1	0	0.725 V
1	1	0.675 V

For Sandy Bridge





CFG Straps for Processor (CFG[17:0] internal pull high 5-15K to VCCIO)

PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition
	* 0: Lane Reversed







Embedded Display Port Presence Strap	
CFG4	* 1 : Disabled; No Physical Display Port attached to Embedded Display Port
	0 : Enabled; An external Display Port device is connected to the Embedded Display Port

PEG DEFER TRAINING	
CFG7	* 1: (Default) PEG Train immediately following xxRESETB de assertion
	0: PEG Wait for BIOS for training

PCIe Port Bifurcation Straps	
CFG[6:5]	* 11: (Default) x16 - Device 1 functions 1 and 2 disabled
	10: x8, x8 - Device 1 function 1 enabled; function 2 disabled
	01: Reserved - (Device 1 function 1 disabled; function 2 enabled)
	00: x8,x4,x4 - Device 1 functions 1 and 2 enabled

These pins are for solder joint reliability and non-critical to function. For BGA only.






DDR3 SO-DIMM A Standard Type



SPD setting (SA0, SA1)
 PU/PD by Channel A/B
 ->Channel A 00
 ->Channel B 01








Security Classification	Compal Secret Data		Title	
Issued Date	2012/09/24	Deciphered Date	2013/09/24	DDRIII-SODIMMO
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number VFKTA Date: Monday, March 11, 2013
Page 11 of 56				Rev 1.0

DDR3 SO-DIMM B Standard Type









SPD setting (SA0, SA1)
PU/PD by Channel A/B
->Channel A 00
->Channel B 01

Security Classification		Compal Secret Data		Title	
Issued Date	2012/09/24	Deciphered Date	2013/09/24	DDR3-SODIMM1	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				VFKTA	1.0
				Date: Monday, March 11, 2013	Sheet 12 of 56







EC GPS_DOWN# must be OD/Low to avoid leakage




Security Classification	Compal Secret Data		Title	
Issued Date	2012/09/28	Deciphered Date	2013/09/28	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				VGA_N14x PEG & DAC Document Number Date: Monday, March 11, 2013 Sheet 13 of 56

VRAM Interface

Place close to the first T point






N14P-GV2-S-A2_FCBGA595
N14PGV2R3@

Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SO	+3VS_DGPU	FB[1]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE
ROM_SCLK	+3VS_DGPU	PCI_DEVID[4]	SUB_VENDOR	PCI_DEVID[5]	PEX_PLLEN_TERM
ROM_SI	+3VS_DGPU	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP0	+3VS_DGPU	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	+3VS_DGPU	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP2	+3VS_DGPU	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP3	+3VS_DGPU	SOR3_EXPOSED	SOR3_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	+3VS_DGPU	RESERVED	PCIE_SPEED_CHANGE_GEN#	PCIE_MAX_SPEED	DP_PLL_VDD33V


SKU	Device ID	bit5 to bit0
N14P-GV2	TBD	010010
N14M-GL	0x1140	000000

Resistor Values	Pull-up to +3VS_DGPU	Pull-down to Gnd
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111




GPU	FB Memory gDDR3	ROM_SI	
N14P-GV2	Samsung	900MHz K4W2G1646E-BC11	PD 45K
		1GHz K4W2G1646E-BC1A	
	Hynix	900MHz H5TQ2G63DFR-11C	PD 34.8K
		1GHz H5TQ2G63DFR-N0C	
	Micron	900MHz MT41K128M16JT-107G	PD 30K
		900MHz K4W4G1646B-HC11	PD 20K
Micron	900MHz MT41K256M16HA-107G	PD 10K	


GPU	FB Memory gDDR3	STRAP [3:0]	
N14M-GL	Samsung	900MHz K4W2G1646E-BC11	0101
		1GHz K4W2G1646E-BC1A	
	Hynix	900MHz H5TQ2G63DFR-11C	0110
		1GHz H5TQ2G63DFR-N0C	
	Micron	900MHz MT41K128M16JT-107G	0001
		900MHz K4W4G1646B-HC11	1011
Micron	900MHz H5TC4G63AFR-11C	0100	
	900MHz MT41K256M16HA-107G	1101	




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/28	Deciphered Date	2013/09/28	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FREDERICKSON & BROWN, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title N14x POWER Document Number Rev 1.0
Date:	Monday, March 11, 2013	Sheet	16	of 56



N14P-GV2-S-A2_FCBGA595
N14PGV2R3@




N14P-GV2-S-A2_FCBGA595
N14PGV2R3@




For GC6


+1.05VS_VCCP to +1.05VS_DGPU



+1.5V to +VRAM_1.5VS



+3VS to +3VS_DGPU











Security Classification	Compal Secret Data		Title	
Issued Date	2012/09/28	Deciphered Date	2013/09/28	Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date: Monday, March 11, 2013 Sheet 17 of 56 Rev 1.0



Compal Electronics, Inc.

VGAs N14x POWER & GND






RANK 0 [31...0] VRAM DDR3 Chips







Mode E Address	Rank 0		Rank 1	
	0..31	32..63	0..31	32..63
CMD0	ODT		ODT	
CMD1			CS1#	
CMD2	CS0#			
CMD3	CKE		CKE	
CMD4	A9	A9	A11	A11
CMD5	A6	A6	A7	A7
CMD6	A3	A3	BA1	BA1
CMD7	A0	A0	A12	A12
CMD8	A8	A8	A8	A8
CMD9	A12	A12	A0	A0
CMD10	A1	A1	A2	A2
CMD11	RAS#	RAS#	RAS#	RAS#
CMD12	A13	A13	A14	A14
CMD13	BA1	BA1	A3	A3
CMD14	A14	A14	A13	A13
CMD15	CAS#	CAS#	CAS#	CAS#
CMD16		ODT		ODT
CMD17			CS1#	
CMD18		CS0#		
CMD19		CKE		CKE
CMD20	RST	RST	RST	RST
CMD21	A7	A7	A6	A6
CMD22	A4	A4	A5	A5
CMD23	A11	A11	A9	A9
CMD24	A2	A2	A1	A1
CMD25	A10	A10	WE#	WE#
CMD26	A5	A5	A4	A4
CMD27	BA2	BA2		
CMD28	WE#	WE#	A10	A10
CMD29	BA0	BA0	BA0	BA0
CMD30			BA2	BA2



RANK 0 [63...32] VRAM DDR3 Chips





Mode E Address	Rank 0		Rank 1	
	0..31	32..63	0..31	32..63
CMD0	ODT		ODT	
CMD1			CS1#	
CMD2	CS0#			
CMD3	CKE		CKE	
CMD4	A9	A9	A11	A11
CMD5	A6	A6	A7	A7
CMD6	A3	A3	BA1	BA1
CMD7	A0	A0	A12	A12
CMD8	A8	A8	A8	A8
CMD9	A12	A12	A0	A0
CMD10	A1	A1	A2	A2
CMD11	RAS#	RAS#	RAS#	RAS#
CMD12	A13	A13	A14	A14
CMD13	BA1	BA1	A3	A3
CMD14	A14	A14	A13	A13
CMD15	CAS#	CAS#	CAS#	CAS#
CMD16		ODT		ODT
CMD17			CS1#	
CMD18		CS0#		
CMD19		CKE		CKE
CMD20	RST	RST	RST	RST
CMD21	A7	A7	A6	A6
CMD22	A4	A4	A5	A5
CMD23	A11	A11	A9	A9
CMD24	A2	A2	A1	A1
CMD25	A10	A10	WE#	WE#
CMD26	A5	A5	A4	A4
CMD27	BA2	BA2		
CMD28	WE#	WE#	A10	A10
CMD29	BA0	BA0	BA0	BA0
CMD30			BA2	BA2






RANK 1 [31...0] VRAM DDR3 Chips

- DQSA[3..0] DQSA[3..0]
- DQSA#[3..0] DQSA#[3..0]
- DOMA[3..0] DOMA[3..0]
- MDA[31..0] MDA[31..0]
- CMDA[30..0] CMDA[30..0]






Mode E Address	Rank 0		Rank 1	
	0..31	32..63	0..31	32..63
CMD0	ODT		ODT	
CMD1			CS1#	
CMD2	CS0#			
CMD3	CKE		CKE	
CMD4	A9	A9	A11	A11
CMD5	A6	A6	A7	A7
CMD6	A3	A3	BA1	BA1
CMD7	A0	A0	A12	A12
CMD8	A8	A8	A8	A8
CMD9	A12	A12	A0	A0
CMD10	A1	A1	A2	A2
CMD11	RAS#	RAS#	RAS#	RAS#
CMD12	A13	A13	A14	A14
CMD13	BA1	BA1	A3	A3
CMD14	A14	A14	A13	A13
CMD15	CAS#	CAS#	CAS#	CAS#
CMD16		ODT		ODT
CMD17				CS1#
CMD18		CS0#		
CMD19		CKE		CKE
CMD20	RST	RST	RST	RST
CMD21	A7	A7	A6	A6
CMD22	A4	A4	A5	A5
CMD23	A11	A11	A9	A9
CMD24	A2	A2	A1	A1
CMD25	A10	A10	WE#	WE#
CMD26	A5	A5	A4	A4
CMD27	BA2	BA2		
CMD28	WE#	WE#	A10	A10
CMD29	BA0	BA0	BA0	BA0
CMD30			BA2	BA2

RANK 1 [63...32] VRAM DDR3 Chips



Mode E Address	Rank 0		Rank 1	
	0..31	32..63	0..31	32..63
CMD0	ODT		ODT	
CMD1			CS1#	
CMD2	CS0#		CKE	
CMD3	CKE			
CMD4	A9	A9	A11	A11
CMD5	A6	A6	A7	A7
CMD6	A3	A3	BA1	BA1
CMD7	A0	A0	A12	A12
CMD8	A8	A8	A8	A8
CMD9	A12	A12	A0	A0
CMD10	A1	A1	A2	A2
CMD11	RAS#	RAS#	RAS#	RAS#
CMD12	A13	A13	A14	A14
CMD13	BA1	BA1	A3	A3
CMD14	A14	A14	A13	A13
CMD15	CAS#	CAS#	CAS#	CAS#
CMD16	ODT		ODT	
CMD17			CS1#	
CMD18	CS0#			
CMD19	CKE		CKE	
CMD20	RST	RST	RST	RST
CMD21	A7	A7	A6	A6
CMD22	A4	A4	A5	A5
CMD23	A11	A11	A9	A9
CMD24	A2	A2	A1	A1
CMD25	A10	A10	WE#	WE#
CMD26	A5	A5	A4	A4
CMD27	BA2	BA2		
CMD28	WE#	WE#	A10	A10
CMD29	BA0	BA0	BA0	BA0
CMD30			BA2	BA2


For eDP Panel




Reserve for EMI request

LCD POWER CIRCUIT

Need check eDP&LVDS both 3V power rail.



For LVDS 1ch Panel




LVDS coloy eDP cable

Pin define will be change after ME ready


pin1-4 Touch function for panel

pin5-10 For Webcam with single or dual MIC

pin11-30 For LVDS or EDP panel




Reserve for eDP panel potential issue





Irush=1.5A 60mils

For EMI request, cut in on PVT phase. Place close CONN.




Security Classification		Compal Secret Data		Title	
Issued Date	2012/09/24	Deciphered Date	2013/09/24	LVDS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				VFKTA	1.0
				Date	Monday, March 11, 2013
				Sheet	22 of 56







CRT CONNECTOR



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/24	Deciphered Date	2013/09/24	Title CRT	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number VFKTA
				Date:	Monday, March 11, 2013
				Sheet	23 of 56
				Rev	1.0




OE#	A	Y
L	L	L
L	H	H
H	X	Z



HDMI W/O Logo: RO0000001HM
HDMI W/Logo: RO0000002HM
HDMI W/Logo + HDCP: RO0000003HM


please manually load
this virtual material to 45@ BOM

Security Classification		Compal Secret Data		Title	
Issued Date	2012/09/24	Deciphered Date	2013/09/24	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF F&E DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				File No	Document Number
				VFKTA	Rev 1.0
				Date: Monday, March 11, 2013	Sheet 24 of 56





Integrated SUS 1.05V VRM Enable



PCH_INTVRMEN High - Enable Internal VRs (must be always pulled high)





PCH_SPKR
 High = Enabled "No Reboot Mode"
 Low = Disabled (Default)



Placement near to YH1




Change Net name due to this function is high active




ME debug mode, this signal has a weak internal pull down
 *Low = Disable (default)
 High = Enable (flash descriptor security override)

*This signal has a weak internal pull down
 H=>On Die PLL is supplied by 1.5V
 L=>On Die PLL is supplied by 1.8V
 Need to pull high for Chief River Mobile platform




SPI ROM for BIOS & ME (4MByte)




4MB ROM P/N:
 SA00003K800
 SA00004L100

Please place UH3 & UH4 close to UH1 PCH,
 please place RH66, RH67, RH68 near UH3
 Please place RH267 near RH66, Please place RH271 near RH67,
 Please place RH269 near RH68.



SPI ROM (2MByte)




2MB ROM P/N:
 SA000041N00
 SA00003F010




Reserve for NPCE885N EC









Security Classification	Compal Secret Data		Title	
Issued Date	2012/09/24	Deciphered Date	2013/09/24	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>				
<p>Compal Electronics, Inc.</p> <p>PCH_HDA/JTAG/SATA/SPI/LPC</p>			<p>Document Number VFKTA</p>	
<p>Date: Monday, March 11, 2013</p>			<p>Rev 1.0 Sheet 25 of 56</p>	




LVDS_SEL			PANEL_SEL		
LVDS_SEL	H	L	PANEL_SEL	H	L
Channel	Single (Default)	Dual	Channel	LVDS	EDP



DGPU_PRSENT#		
DGPU_PRSENT#	H	L
M/B SKU	UMA	DIS/OPT







SUSACK#_R RH282 2 @ 1 PCH_SUSPWRDN#_R 0_0402_5%

Stuff R137 if EC does not want to involve in the handshake mechanism for the DeepSX state entry and exit

Reserve this signal to EC by SW demand 2011/10/18a

Reserve this signal to EC by SW demand 2011/10/18a



PCH_DPWROK RH128 0_0402_5% PCH_RSMRST#

Do not support DeepSX state


DSWVREN RH150 2 @ 1 330K 0402_5% +RTCVCC

DSWVREN must be always pulled high to +RTCVCC

DSWVREN - Internal Deep Sleep 1.05V regulator

- H Enable
- L Disable



Follow EC check list demand, but don't implement CLKRUN# this function



RH138
1K_0402_5%
NOCRT@

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/24	Deciphered Date	2013/09/24	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH_CRT/LVDS/HDMI	
Size	Document Number	Rev		1.0	
Custom	VFKTA	Date:		Monday, March 11, 2013	
Sheet			28 of 56		


For Optimus



OC1 PH @ page 26
CB0 PH @ page 27

Boot BIOS Strap		
PCH_GPIO19	PCH_GPIO51	Boot BIOS Location
0	0	LPC
0	1	Reserved
1	0	PCI
1	1	SPI *

A16 Swap Override Strap	
WL_OFF#	Low= A16 swap override Enable High= A16 swap override Disable
*	High= A16 swap override Disable



GPIO28

On-Die PLL Voltage Regulator

H: Enable

L: Disable

GPIO8

Integrated Clock Chip Enable (Removed)

H: Disable

L: Enable

Integrated clock enable functionality is achieved by soft-strap



The current default is clock enable

VRAM_DR_SR#	0	Single Rank
	1	Dual Rank

Follow Compal ORB and Intel Check list 460603 V1.5

OPTIMUS_EN#

OPTIMUS_EN#	H	L
SKU	NonOPT	Optimus




SM_DET	BIOS setup	Speaker Type	BOM
1	S&M option	Harman/Kardon	269@
0		Non Harman	259@

Non-Harman detection


SPK_DET	0	ONKYO
	1	Non-Brand

DMI & FDI Termination Voltage

NV_CLE	Set to VCC when HIGH
	Set to VSS when LOW





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/24	Deciphered Date	2013/09/24	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				VFKTA	
				Date:	Monday, March 11, 2013
				Sheet	30 of 56
				Rev	1.0





PCH Power Rail Table Refer to PCH EDS R1.0		
Voltage Rail	Voltage	S0 Iccmax Current (A)
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.228
VccADAC	3.3	0.063
VccADPLLA	1.05	0.08
VccADPLLB	1.05	0.08
VccCore	1.05	1.7
VccDMI	1.1	0.047
VccIO	1.05	3.711
VccASW	1.05	0.903
VccSPI	3.3	0.01
VccDSW	3.3	0.001
VccDFTERM	1.8	0.002
VccRTC	3.3	N/A
VccSus3_3	3.3	0.095
VccSusHDA	3.3	0.01
VccVRM	1.5	0.167
VccCLKDMI	1.05	0.07
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS	1.8	0.04

+3VALW to +3VALW_PCH






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/24	Deciphered Date	2013/09/24	Title	
				PCH_POWER-2	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Doc Number	VFKTA	Rev	1.0	Date:	Monday, March 11, 2013
Sheet	32	of	56		




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/24	Deciphered Date	2013/09/24	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH_GND VFKTA Rev 1.0
Date:	Monday, March 11, 2013	Sheet	33	of 56

SATA HDD Conn.




SATA ODD Conn




Power Consumption	
Peak	1800 mA
Read (CD)	1100 mA
Read (DVD)	950 mA
Write	1300 mA
Standby	20mA

G-Sensor



Security Classification	Compal Secret Data		Title	
Issued Date	2012/09/24	Deciphered Date	2013/09/24	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF F&E DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date: Monday, March 11, 2013				Sheet 34 of 56

Slot 1 Half PCIe Mini Card-WLAN






WLAN&BT Combo module circuits


	BT on module Enable	BT on module Disable
BT_ON	H	L

From EC


For isolate BT_ON and Compal Debug Card.



Left USB 2.0 x 1





For LAN function



+3V_LAN rising time (10%~90%) need > 1ms and <100ms.




LAN	WOL	LAN_EN		ISOLATEB	
		S0	Sx	S0	Sx
0	0	0	0	1	1
0	1	0	0	1	1
1	0	1	1	1	1
1	1	1	1	1	0*

*
S3: after SUSP# assert low over 100ms
S4/S5: after SYSON assert low over 100ms




GPIO0	NC (default)	10K pull down
GPIO0	Power saving mode	Normal mode


De-coupling and Bulk capacitor should place near to Cardreader chip and Combo Socket



	CD_SW	WP_SW	
Card Uninsertion	Close	Protect disable	Protect Enable
		Close	Close
Card Insertion	Open	Open	Close

















UR2
Address
0x35
MAX14640ETA+TGH7
14640@





USB Sleep & Charge



State table for MAX14641			
CB0	CB1	Mode	STATUS
0	0	AM2	2A auto-detection charger mode for Apple device. Resistor dividers are connected to DP/DM. Including DCP
0	1	AP1	Forced 1A charger mode for Apple devices. Resistor dividers are connected to DP/DM.
1	0	PM	USB pass-through mode. DP/DM are connected to TDP/TDM
1	1	CM	USB pass-through mode with CDP emulation. Auto connects DP/DM to TDP/TDM depending on CDP detection status.




Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2012/09/24	Deciphered Date	2013/09/24	RUSB30/S&C	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size Custom	Document Number	Rev 1.0
			Date:	Monday, March 11, 2013	Sheet 38 of 56



Sense Pin	Impedance	Codec Signals	Function
SENSE A	39.2K	PORT-I (PIN 32, 33)	Headphone out
	20K	PORT-B (PIN 21, 22)	Ext. MIC
	10K	PORT-C (PIN 23, 24)	
SENSE B	5.1K	(PIN 48)	
	39.2K	PORT-E (PIN 14, 15)	
	20K	PORT-F (PIN 16, 17)	
	10K	PORT-H (PIN 20)	



SPK Conn.



For common design, pull-high resistor should be placed at connector side.


<SM_DET>
 Intel : GPIO48
 AMD Richland : GPIO173
 AMD Kabini : GPIO70

<SPK_DET>
 Intel : GPIO70
 AMD Richland : GPIO74
 AMD Kabini : GPIO62


SM_DET	BIOS setup	Speaker Type	BOM
1	S&M option	Harman/Kardon	269@
0		Non Harman	259@

Non-Harman detection		
SPK_DET	0	ONKYO
	1	Non-Brand







HeadPhone/LINE Out JACK



MIC/LINE IN JACK





Security Classification	Compal Secret Data		Title	
Issued Date	2012/09/24	Deciphered Date	2013/09/24	AUDIO CONN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date:	Monday, March 11, 2013	Sheet	40 of 56	




Voltage Comparator Pins FOR 9012 A3

VCIN0 pin109	>1.2V	<1.2V
VCIN1 pin102	HIGH (default)	LOW
VCOUT0 pin104	HIGH	LOW (default)
VCOUT1 pin103	HIGH	LOW (default)




Power Button

Conn.




Touchpad Connector




NFC

Battery Reset



BATT CHARGE / FULL LED




White LED bright when both AC-adaptor is plugged in and Battery is full charged
 Amber LED bright while charging battery from AC-adaptor.
 Amber LED blink during Critical Low Battery

POWER LED




White LED bright when system is power on.
 White LED blink when system is sleep mode.

WLAN/WiMAX LED




Amber LED bright while Wireless and/or WiMAX turns on.


Keyboard LED




KEYBOARD CONN.




Screw Hole




PCB Fedcal Mark PAD




CPU




GPU




Lid SW



ISPD





PCH





Security Classification	Compal Secret Data		Title	
Issued Date	2012/09/24	Deciphered Date	2013/09/24	TP/ISPD/KB/LED/Screw
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Rev		1.0
	VFKTA			
Date:	Monday, March 11, 2013	Sheet	42	of 56

+5VALW TO +5VS
+3VALW TO +3VS
Load switch





For S3 CPU Power Saving





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/24	Deciphered Date	2013/09/24	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				VFKAA
				Rev 1.0
Date: Monday, March 11, 2013				Sheet 43 of 56

EMI Part (47.1)



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/09/24	Deciphered Date	2013/09/24	Title	DCIN/PRECHARGE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				File Name	Rev
				Document Number	1.0
				Author	VFKTA
				Date:	Sheet 44 of 56




PH1 under CPU bottom side :
CPU thermal protection at 93 +/-3 degree C
Recovery at 56 +/-3 degree C

	Protect	Recovery
65W	0.752V	0.626V
75W	0.902V	0.722V

	Initial	Protect	Recovery
CPU OTP	65W	93 C	56 C

for reverse input protection

Charger controller (40.1), Support component (40.2)




Vin Detector			
	Min.	Typ	Max.
H-->L		17.23V	
L-->H		17.63V	
ILIM and external DPM			
3.61A			

Please locate the RC
Near EC chip
2011-02-22

Security Classification		Compal Secret Data		Title	
Issued Date	2012/09/24	Deciphered Date	2013/09/24	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	VFKTA
				Date:	Rev 1.0
				Sheet	46 of 56


5V
 Peak Current 8.5A
 OCP current 10.2A
 FSW=390kHz
 Delta I=4.29A, ripple=4.29*17m=72.93mV
 DCR 15.5mohm+/-15%
 ESR 17mohm

	TYP	MAX
H/S Rds (on)	:27mohm	, 34mohm
L/S Rds (on)	:10.8mohm	, 13.6mohm




3.3V
 Peak Current 8A
 OCP current 9.68A
 Delta I=1.28A , ripple=1.28*15m=19.2mV
 FSW=455kHz
 DCR 35mohm +/-15%
 ESR 15mohm

	TYP	MAX
H/S Rds (on)	:27mohm	, 34mohm
L/S Rds (on)	:19mohm	, 23.5mohm



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/24	Deciphered Date	2013/09/24	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				3VALW/5VALW
Rev	1.0	Document Number	VFKTA	Rev
Date:		Sheet	47	of
			56	

DDR controller (35.3), Support component (35.4)




1.5V
 Peak Current 16.66A
 OCP current 20 A
 FSW=495kHz
 DCR 12mohm
 ESR 10mohm

TYP MAX
 H/S Rds (on) :27mohm , 34mohm
 L/S Rds (on) :10.8mohm , 13.6mohm

STATE	S3	S5	1.5VP	VTT_REFP	0.75VSP
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off (Discharge)	Off (Discharge)	Off (Discharge)


Note: S3 - sleep ; S5 - power off

1.8VS controller (35.15), Support component (35.16)



Security Classification		Compal Secret Data		Title	
Issued Date	2012/09/24	Deciphered Date	2013/09/24	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev 1.0
				Document Number	VFKTA
				Date:	Sheet 48 of 56

1.05VCCP controller (35.5), Support component (35.6)





The current limit is set to 8A, 12A or 16A when this pin is pull low, floating or pull high respectively.

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/09/24	Deciphered Date	2013/09/24	Title	+1.05VS_VCCP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					VFKTA	1.0
				Date:	Monday, March 11, 2013	Sheet 49 of 56


VID [0]	VID[1]	VCCSA Vout
0	0	0.9V
0	1	0.85V
1	0	0.775V
1	1	0.75V

VCCSA controller (35.17), Support component (35.18)





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/24	Deciphered Date	2013/09/24	Title VCC_SAP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom
				Document Number VFKTA
				Rev 1.0
				Date: _____ Sheet 50 of 56

CPU_Core controller (36.1), Support component (36.3)




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/24	Deciphered Date	2013/09/24	Title
				CPU CORE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				VFKA
				Rev 1.0
				Date: Monday, March 11, 2013 Sheet 51 of 56


CPU_Core output CAP (Including MLCC) 36.4



GFX output CAP (Including MLCC) 36.5




VCCP output Cap (Including MLCC) 36.6




Chief River ULV	330uF*9m	22uF	10uF	2.2uF	1uF	470uF	560uF
CPU	2	14		16			
GFX_CORE		6	6		11		1
1.05V_VCCP		9	3		26		1

+VGA_CORE Under VGA Core GB4-128 package




+VGA_CORE Near VGA Core



VGA_CORE controller (43.1), Support component (43.2)

EMI Part (47.1)



	N14P-GV2	N14M-GL
R1	PR913 20 Kohm	39 Kohm
R2	PR915 20 Kohm	30 Kohm
R3	PR930 2 Kohm	3 Kohm
R4	PR914 18 Kohm	27 Kohm
C	PC940 2.7 nF	1.8 nF

- GL@ PR913
39K_0402_1%
- GL@ PR915
30K_0402_1%
- GL@ PR930
3K_0402_1%
- GL@ PR914
27K_0402_1%
- GL@ PC940
1800P_0402_50V7K

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2012/09/24		Deciphered Date		2013/09/24		Title			
								+VGA_COREP			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Size	Document Number	Rev	1.0
								Custom	VFKTA		
								Date:		Sheet	53 of 56

Item	Time (When)	Page (Where)	Location / Discription (How / What)	Request (Who)	Reson (Why)
1	EVT-2012/10/24	P45-PWR-BATTERY CONN / OTP	@PD5 / Remove ESD diode	company	For part count reduction
2	EVT-2012/10/24	P45-PWR-BATTERY CONN / OTP	@PD6 / Remove ESD diode	company	For part count reduction
3	EVT-2012/10/24	P46-PWR-CHARGER	@PC221 /Remove 10uF capacitor	company	For part count reduction
4	EVT-2012/10/24	P47-PWR-3VALW/5VALW	PC331 /Reserve	PWR	ME limitation
5	EVT-2012/10/24	P47-PWR-3VALW/5VALW	@PC354/mount	PWR	ME limitation
6	EVT-2012/10/24	P47-PWR-3VALW/5VALW	PR337/235K change to 137K	PWR	for RT8243 3V OCP setting
7	EVT-2012/10/24	P47-PWR-3VALW/5VALW	PR357/156K change to 143K	PWR	for RT8243 5V OCP setting
8	EVT-2012/10/24	P48-1.5VP/0.75VSP/1.8VSP	PR158/16.2K change to 27.4K	PWR	for RT8207 OCP setting
9	EVT-2012/10/24	P52-PWR +CPU_CORE DECOUPLING	PC416 / change 560uF	PWR	Based on height and space limitation
10	EVT-2012/10/24	P52-PWR +CPU_CORE DECOUPLING	PC415/ Remove	PWR	Based on height and space limitation
11	EVT-2012/10/24	P53-PWR-VGA_COREP	PR929 / Add 10K ohm	HW	Pull high PSI port
12	EVT-2012/10/24	P53-PWR-VGA_COREP	PR913 / 39k change to 20K(GV)	PWR	For N14 PWM VID setting
13	EVT-2012/10/24	P53-PWR-VGA_COREP	PR915 / 39k change to 20K(GV) 30K(GL)	PWR	For N14 PWM VID setting
14	EVT-2012/10/24	P53-PWR-VGA_COREP	PR930 / 1.5k change to 2K(GV) 3K(GL)	PWR	For N14 PWM VID setting
15	EVT-2012/10/24	P53-PWR-VGA_COREP	PR914 / 30k change to 18K(GV) 24K(GL)	PWR	For N14 PWM VID setting
16	EVT-2012/10/24	P53-PWR-VGA_COREP	PR904 / 1.5k change to 0K(GV) 3K(GL)	PWR	For N14 PWM VID setting
17	EVT-2012/10/24	P53-PWR-VGA_COREP	PC940 / Add 2700pF(GV) 1800pF(GL)	PWR	For N14 PWM VID setting
18	EVT-2012/10/24	P53-PWR-VGA_COREP	PC933 /Reserve	PWR	For N14 PWM VID setting
19	EVT-2012/10/24	P53-PWR-VGA_COREP	@PC914 /Remove 0.1uF capacitor	company	For part count reduction
20	EVT-2012/10/24	P53-PWR-VGA_COREP	PR931/71.5K change to 34K	PWR	For NCP81172 Fsw setting
21	EVT-2012/10/24	P53-PWR-VGA_COREP	PR927/PN change to SD028220B80	PWR	for PN setting error
22	EVT-2012/10/25	P46-PWR-CHARGER	PQ203/change to TPCA8507	PWR	for design change
23	DVT-2012/12/06	P46-PWR-CHARGER	PU200/change to BQ24725RGR	PWR	for design change
24	DVT-2012/12/06	P46-PWR-CHARGER	PQ203 / change to TPCA8507	PWR	AON6504 has burnt out issue
25	DVT-2012/12/06	P47-PWR-3VALW/5VALW	PC534,PC351/Delete	PWR	Based on height and space limitation
26	DVT-2012/12/06	P47-PWR-3VALW/5VALW	PR335/add 100K ohm	PWR	Pull high +3VL
27	DVT-2012/12/06	P47-PWR-3VALW/5VALW	PC344/add 4.7U	PWR	for design request
28	DVT-2012/12/06	P47-PWR-3VALW/5VALW	PC341/change to 4.7U	PWR	for design request
29	DVT-2012/12/06	P47-PWR-3VALW/5VALW	PC352,PC353/add 150U_D2	PWR	Based on height and space limitation
30	DVT-2012/12/06	P48-1.5VP/0.75VSP/1.8VSP	PL152/change to 0.68UH	PWR	for design change
31	DVT-2012/12/06	P49-PWR-1.05VS_VCCP	PL401/change PN	PWR	to integrate PN
32	DVT-2012/12/06	P49-PWR-1.05VS_VCCP	PR403 PC403/Reserve	EMI	EMI Command
33	DVT-2012/12/06	P51-CPU_CORE	CPU_CORE(PR5XX,PC5XX)/change solution	PWR	change solution
34	DVT-2012/12/06	P52-PWR +CPU_CORE DECOUPLING	PC802 PC803/change to 470U	PWR	change solution
35	DVT-2012/12/06	P54-PWR-VGA_COREP	PR912/add 10K ohm	PWR	pull high +3VS_DGPU
36	DVT-2012/12/06	P54-PWR-VGA_COREP	PC934/change 0.01U	PWR	For N14 PWM VID setting
37	DVT-2012/12/06	P54-PWR-VGA_COREP	PL903 PL904/change PN	PWR	have higher loss
38	DVT-2012/12/06	P45-PWR-BATTERY CONN / OTP	PF2/change PN	company	For cost down
39	PVT-2013/01/18	P47-PWR-3VALW/5VALW	PC352,PC353/change location to PC331,PC351	PWR	change location
40	PVT-2013/01/18	P48-1.5VP/0.75VSP/1.8VSP	PC157/change 390U	PWR	for design change
41	PVT-2013/01/18	P49-PWR-1.05VS_VCCP	PC414 / change 0ohm	PWR	change solution(change to location sense)
42	PVT-2013/01/18	P52-PWR +CPU_CORE DECOUPLING	PC417,PC418,PC419,PC420,PC421,PC422,PC425/change to 22U	PWR	for 1.05VCCP test
43	PVT-2013/01/18	P52-PWR +CPU_CORE DECOUPLING	PC426,PC453/add 22U	PWR	for 1.05VCCP test
44	PVT-2013/01/18	P49-PWR-1.05VS_VCCP	PC407/change 4700P	PWR	for design change
45	PVT-2013/01/18	P52-PWR +CPU_CORE DECOUPLING	PC416/Delete	PWR	for 1.05VCCP test(change to location sense)
46	PVT-2013/01/18	P49-PWR-1.05VS_VCCP	PL402/change to 0.68U	PWR	for 1.05VCCP test
47	PVT-2013/01/18	P51-CPU_CORE	PQ501,PQ503 / change AON7518	PWR	AON7514 EOL
48	PVT-2013/01/18	P51-CPU_CORE	PR553/Reserve	PWR	change solution
49	PVT-2013/01/18	P54-PWR-VGA_COREP	PC906 ,PC915,PC916,PR906,PR916/add	EMI	EMI Command
50	PVT-2013/01/18	P54-PWR-VGA_COREP	PC934/change PN	PWR	change PN
51	PVT-2013/01/21	P52-PWR +CPU_CORE DECOUPLING	PC802,PC852/change to 560U	PWR	for CPU,GFX Transient
52	PVT-2013/01/21	P51-CPU_CORE	PQ502,PQ504 /change TPCA8059	PWR	for design change
53	PVT-2013/01/21	P54-PWR-VGA_COREP	PC947/Reserve	PWR	for VGA Transient(for cost down)
54	PVT-2013/01/22	P52-PWR +CPU_CORE DECOUPLING	PC802,PC803/change to 330U	PWR	for CPU Transient
55	Pre-MP-2013/03/04	P49-PWR-1.05VS_VCCP	PR406/add 1k ohm	PWR	for 1.05VCCP test(change to location sense)
56	Pre-MP-2013/03/04	P53-PWR-VGA_COREP	PR904 PR918 PR928 PC945 remove PR914 change from 24K to 27K	PWR	Remove and change for Richtek solution setting

Security Classification	Compal Secret Data		Title	
Issued Date	2012/09/24	Deciphered Date	2013/09/24	PIR (PWR)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom
				Document Number VFKTA
				Rev 1.0
Date: Monday, March 11, 2013				Sheet 54 of 56

HW PIR (Product Improve Record)

VFKTA LA-9861P SCHEMATIC CHANGE LIST

REVISION CHANGE: 0.1 TO 0.2

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
1.	11/13	39	Add CA39 (SE102104K00)	BOM structure change
2.	11/13	39	Reserve RA31,RA38	EMI request
3.	11/13	41	Change RB36 from 2.2k to 0 ohm and CB50 to @	Design change
4.	11/13	15	Update VGA strap pin all page	Design change
5.	11/21	42	Remove NFC function	Design change
6.	11/21	42	Update CPU config&PN	Design change
7.	11/26	23	change BOM structure C238,C239,C240,C241,C242,C243 to CRT@EMI@	EMI request
8.	11/26	22	Add D92 for LID_SW#_D to isolate the +3VL power rail from LID_SW#	Design change
9.	11/26	24	Add @ to JHDMI	Design change
10.	11/26	37	Change JCARD.10 to SDWP# and JCARD.11 to SDCD.	Design change
		37	Add QW1, RW3, RW4 for normal close type connector.	
11.	11/26	40	Update HDMI power circuit	Design change
12.	11/26	40	Change JSPK from 8 pin to 6 pin (SP02000WS00)	Design change
13.	11/26	40	Remove SPK_DET1 and change SPK_DET0 net name to SPK_DET	Design change
14.	11/26	39	Change RA50 to 269@	Design change
15.	11/26	40	Reverse JSPK to keep same layout routing on MB	Design change
16.	11/27	30	Remove GPIO71 and change SPK_DET1 to SPK_DET	Design change
17.	11/29	30	Add GPIO22 as VRAM_DR_SR# and add RH203, RH205 for BOM control <DIS>	For dual&single rank common bios
18.	11/30	30	Change RH202, RH203 BOM structure to GVDR@ and GVSR@	For dual&single rank common bios
19.	11/30	42	Change H7 to 4P0, Add H19 (3P2N), Change H17, H18 to PTH	ME request
20.	11/30	25	Change UH3 from socket to IC	Design change
21.	11/30	09	Change CC53 to 47U 0805 (SE00000PL00)& add CC50 (SE00000PL00)	For 1206 MLCC Crack issue
		09	Change CC44 to 47U 0805 (SE00000PL00)& add CC40 (SE00000PL00)	
		12	Change CD31 to 47U 0805 (SE00000PL00)	
		38	Change CR10&CR12 to 47U 0805 (SE00000PL00)	
22.	11/30	07	Change RC73 to 0 ohm (do not use short pad on this location)	For debug
23.	11/30	17	Change RV53 pull high to +3VS	Design change
24.	11/30	15	Change RV24 to 4.99K	Strap pin change
25.	11/30	22	Delete D92 and change the netname to BKOFF#	Avoid LCD_INV leak to Touch/B
26.	11/30	23	Add R62 & R63 for CRT undershoot issue	For CRT undershoot issue
27.	11/30	25	Change UH4, RH269, RH271 to @, change RH267 from shortpad to 0-ohm @.	Design change
28.	11/30	08	Add CC17~CC19 for ESD request	ESD request
29.	11/30	29,41	Move PLT_RST# ESD capacitor (CH104) to EC side (CB13) and mount 0.1uF	ESD request
30.	11/30	05	Change CC63 from @ESD@ to ESD@	ESD request
31.	11/30	41	Change PM_SLP_S4# from pin127 to pin84.	For ENE common code
32.	11/30	41	Change USB_EN#0 from pin84 to pin23.	For ENE common code
33.	11/30	41	Change FB_CLAMP from pin23 to pin127.	For ENE common code
34.	11/30	17	CV57 and CV60 change to 0.01U.	For sequence
35.	11/30	17	RV47 change to 180K.	For sequence
36.	12/03	38	Update USB circuit	For S&C MAX4640 and MAX4641 co-layer circuit
37.	12/04	42	Change H19 to NPPTH	Design change
38.	12/04	17	Change QV2 footprint to NC7ST32P5X_SC70-5	For non-A51 part change
39.	12/04	04	Add S&C SMBus address in the table	Design change

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number Custom Rev 1.0
Date:	Monday, March 11, 2013	Sheet	55	of 56

HW PIR (Product Improve Record)

QCLA4 LA-8861P SCHEMATIC CHANGE LIST

REVISION CHANGE: 0.1 TO 0.2

NO DATE PAGE MODIFICATION LIST PURPOSE

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
40.	12/04	41	Add short-pad (RB5) on pin127.	Design change
41.	12/04	13	Reverse DV1, Change DV1, QV8 to OPT@, 13 Change FB_CLAMP_MON from pull down to pull high +3VS_DGPU	
42.	12/04	17	Change UV2 PN to SA007320300	Design change
		17	Change UV2, CV58 to OPT@ and change RV50 to @	
43.	12/04	43	Add R5546 put high PCH_PWR_EN to +3VL	Design change
45.	12/05	41	Add CHG_PWR_GATE# pull high 3VL and add RB11 10K.	Design change
46.	12/05	38	S&C IC Pin1 was connected to the EC(GPIO49) Pin82.	Design change

VFKTA LA-9861P SCHEMATIC CHANGE LIST

REVISION CHANGE: 0.2 TO 0.3

NO DATE PAGE MODIFICATION LIST PURPOSE

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
1.	12/24	17	Change RV43 to 270K	For GC6 timing requirements
2.	12/24	17	Change RV53 to 10K	For GC6 timing requirements
3.	12/24	17	Change RV54 to 33K	For GC6 timing requirements
4.	12/24	17	Change RV50to N14MGL@	N14M-GL doesn't support GC6
5.	12/24	17	Change UV2to N14PGV2@	N14M-GL doesn't support GC6
6.	12/24	17	Change CV58 to @	Cost reduction
7.	12/24	13	Change QV8to N14PGV2@	N14M-GL doesn't support GC6
8.	12/24	13	Change DV1 P/N to SCS00002G00	BOM reduction
9.	01/09	41	Change CB31 to 100P P/NSE071101J80	Design Change
10.	01/09	7,9,25	Change QC3,QC7,QC8,QH1 to SB00000PF00	SB501380020 X1 code
11.	01/15	22	Reserve R267&R266 0 ohm	For EMI cost down
12.	01/15	41	Reserve CB50 1U	Common design
13.	01/15	13	GPIO12 be connected to EC_GPXIOA01(remove EC_DRAMRST_CNTRL_PCH&RC3)	For GPS
14.	01/16	42	Modify JTP pin define	For DFB highlight
15.	01/16	22	Add C17 100P on LED_PWM	For EMI request
16.	01/17	39/42	Add RB12, RB37, connect EC_MUTE_INT from codec to EC	For boot bobo issue
17.	01/17	5/30/42	Reserve CCL1,CH1,CB17,CB18,CC35 100P	For ESD
18.	01/17	26	Add RH38 0 ohm on XCLK_RCOMP	For EMI 200M noise

VFKTA LA-9861P SCHEMATIC CHANGE LIST

REVISION CHANGE: 0.3 TO 1.0

NO DATE PAGE MODIFICATION LIST PURPOSE

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
1.	02/18	06	Swap H_EDP_TXN[0\1] to H_EDP_TXP[0\1]	Design mistake
2.	02/18	22	Change C7 to SE076153K80 (15nF)	for LCD sequence tuning
3.	02/19	05	Delete CC33, CC36, C4; change R1 to short pad	for part count reduce
4.	02/19	07	Change RC73 to short pad	for part count reduce
5.	02/19	09	Delete CC61, CC83; change RC119 to short pad	for part count reduce
6.	02/19	11	Delete CD2, CD15	for part count reduce
7.	02/19	12	Delete CD28, CD46	for part count reduce
8.	02/19	17	Delete CV58	for part count reduce
9.	02/19	22	Change R106 to shortpad	for part count reduce
10.	02/19	23	Delete C250	for part count reduce
11.	02/19	25	Delete CH6, CH100; change RH67, RH68 to short pad	for part count reduce
12.	02/19	26	Delete RH275	for part count reduce
13.	02/19	28	Delete RH254	for part count reduce
14.	02/19	29	Delete CH30, RH287	for part count reduce
15.	02/19	35	Delete CCL2, RCL5, RCL2, net: LAN_X1_R_R, LAN_X1_R	for part count reduce
16.	02/19	36	Delete net: LAN_X1_R	for part count reduce
17.	02/19	37	Change RW1 to shortpad	for part count reduce
18.	02/19	38	Delete CR7, CR8	for part count reduce
19.	02/19	39	Change RA22, RA18, RA24 to short pad	for part count reduce
20.	02/19	41	Delete CB4, CB5, CB50	for part count reduce
21.	02/19	42	Delete SW2, SW3	for part count reduce
22.	02/23	37	Change RW2 to 330ohm and mount CW9 10PF	for EMI request
23.	03/04	41	Connect RB14 form POK_R to POK and reserve RB13, RB22, CB16	for abnormal shut down power request
24.	03/04	37	Add RW5-RW8 for EMI request and change netname SD_DATAx to SD_DATAx_R on conn side	for EMI request

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Title	HW-PIR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 1.0
Date:	Monday, March 11, 2013	Sheet	56 of 56		