

Zynq MicroZed	
Avnet Engineering Services	
www.microzed.org	
Function	Sheet Number
Cover Sheet	1
Block Diagram	2
DDR3	3
QSPI FLASH, Micro SD	4
ETHERNET, USB	5
BANK 34, BANK 35	6
BANK 0, BANK 13, JTAG	7
MICROHEADERS JX1, JX2	8
FPGA POWER	9
POWER, RESET	10
Back Page	11



MicroZed Production

29 OCT 2013


2:43:51 PM


PRELIMINARY

Copyright 2013, Avnet, Inc. All Rights Reserved.

This material may not be reproduced, distributed, republished, displayed, posted, transmitted or copied in any form or by any means without the prior written permission of Avnet, Inc. AVNET and the AV logo are registered trademarks of Avnet, Inc. All trademarks and trade names are the properties of their respective owners and Avnet, Inc. disclaims any proprietary interest or right in trademarks, service marks and trade names other than its own.

Avnet is not responsible for typographical or other errors or omissions or for direct, indirect, incidental or consequential damages related to this material or resulting from its use. Avnet makes no warranty or representation respecting this material, which is provided on an "AS IS" basis. AVNET HEREBY DISCLAIMS ALL WARRANTIES OR LIABILITY OF ANY KIND WITH RESPECT THERETO, INCLUDING, WITHOUT LIMITATION, REPRESENTATIONS REGARDING ACCURACY AND COMPLETENESS, ALL IMPLIED WARRANTIES AND CONDITIONS OF MERCHANTABILITY, SUITABILITY OR FITNESS FOR A PARTICULAR PURPOSE, TITLE AND/OR NON-INFRINGEMENT. This material is not designed, intended or authorized for use in medical, life support, life sustaining or nuclear applications or applications in which the failure of the product could result in personal injury, death or property damage. Any party using or selling products for use in any such applications do so at their sole risk and agree that Avnet is not liable, in whole or in part, for any claim or damage arising from such use, and agree to fully indemnify, defend and hold harmless Avnet from and against any and all claims, damages, loss, cost, expense or liability arising out of or in connection with the use or performance of products in such applications.

 Avnet Engineering Services		
Title: 01 - Avnet Lead Sheet_B.SchDoc		
Size: B	Document Number: MicroZed 7010	Rev: F
Date: 10/29/2013		Sheet 1 of 11



BANK 502

PS_DDR_DQ0_502	E3	DDR3 DQ0
PS_DDR_DQ1_502	F3	DDR3 DQ1
PS_DDR_DQ2_502	A2	DDR3 DQ2
PS_DDR_DQ3_502	A4	DDR3 DQ3
PS_DDR_DQ4_502	D3	DDR3 DQ4
PS_DDR_DQ5_502	D1	DDR3 DQ5
PS_DDR_DQ6_502	E1	DDR3 DQ6
PS_DDR_DQ7_502	F1	DDR3 DQ7
PS_DDR_DQ8_502	F2	DDR3 DQ8
PS_DDR_DQ9_502	E3	DDR3 DQ9
PS_DDR_DQ10_502	G3	DDR3 DQ10
PS_DDR_DQ11_502	H3	DDR3 DQ11
PS_DDR_DQ12_502	J3	DDR3 DQ12
PS_DDR_DQ13_502	J2	DDR3 DQ13
PS_DDR_DQ14_502	H1	DDR3 DQ14
PS_DDR_DQ15_502	F1	DDR3 DQ15
PS_DDR_DQ16_502	F1	DDR3 DQ16
PS_DDR_DQ17_502	F3	DDR3 DQ17
PS_DDR_DQ18_502	R3	DDR3 DQ18
PS_DDR_DQ19_502	R1	DDR3 DQ19
PS_DDR_DQ20_502	T4	DDR3 DQ20
PS_DDR_DQ21_502	Q4	DDR3 DQ21
PS_DDR_DQ22_502	Q2	DDR3 DQ22
PS_DDR_DQ23_502	Q3	DDR3 DQ23
PS_DDR_DQ24_502	V1	DDR3 DQ24
PS_DDR_DQ25_502	V3	DDR3 DQ25
PS_DDR_DQ26_502	W1	DDR3 DQ26
PS_DDR_DQ27_502	Y4	DDR3 DQ27
PS_DDR_DQ28_502	Y2	DDR3 DQ28
PS_DDR_DQ29_502	W3	DDR3 DQ29
PS_DDR_DQ30_502	Y2	DDR3 DQ30
PS_DDR_DQ31_502	Y3	DDR3 DQ31

PS_DDR_A0_502	N2	DDR3 A0
PS_DDR_A1_502	K2	DDR3 A1
PS_DDR_A2_502	M3	DDR3 A2
PS_DDR_A3_502	K3	DDR3 A3
PS_DDR_A4_502	M4	DDR3 A4
PS_DDR_A5_502	L1	DDR3 A5
PS_DDR_A6_502	L4	DDR3 A6
PS_DDR_A7_502	K4	DDR3 A7
PS_DDR_A8_502	L4	DDR3 A8
PS_DDR_A9_502	F5	DDR3 A9
PS_DDR_A10_502	G4	DDR3 A10
PS_DDR_A11_502	E4	DDR3 A11
PS_DDR_A12_502	D4	DDR3 A12
PS_DDR_A13_502	F4	DDR3 A13
PS_DDR_A14_502	F4	DDR3 A14

PS_DDR_DQS_P0_502	G2	DDR3 DQS0 P
PS_DDR_DQS_N0_502	B2	DDR3 DQS0 N
PS_DDR_DQS_P1_502	G2	DDR3 DQS1 P
PS_DDR_DQS_N1_502	F2	DDR3 DQS1 N
PS_DDR_DQS_P2_502	R2	DDR3 DQS2 P
PS_DDR_DQS_N2_502	T2	DDR3 DQS2 N
PS_DDR_DQS_P3_502	W5	DDR3 DQS3 P
PS_DDR_DQS_N3_502	W4	DDR3 DQS3 N

PS_DDR_CK0_502	L2	DDR3 CK0 P
PS_DDR_CK1_502	M2	DDR3 CK0 N

PS_DDR_DM0_502	A1	DDR3 DM0
PS_DDR_DM1_502	F1	DDR3 DM1
PS_DDR_DM2_502	T1	DDR3 DM2
PS_DDR_DM3_502	Y1	DDR3 DM3

PS_DDR_CS_B_502	N1	DDR3 CS#
PS_DDR_WE_B_502	M5	DDR3 WE#
PS_DDR_CAS_B_502	P5	DDR3 CAS#
PS_DDR_RAS_B_502	P4	DDR3 RAS#
PS_DDR_CKE_502	N3	DDR3 CKE
PS_DDR_ODT_502	N5	DDR3 ODT

PS_DDR_DRST_B_502	B4	DDR3 RESET#
-------------------	----	-------------





PS_DDR_VRP_502	H5	R74 80.6
PS_DDR_VRN_502	G5	R75 80.6

DDR_D

DDR_AC


DDR_DM

DDR_D_BL0() DDR3 DQ[7..0]
DDR_D_BL1() DDR3 DQ[15..8]
DDR_D_BL2() DDR3 DQ[23..16]
DDR_D_BL3() DDR3 DQ[31..24]



Layout Note:
DDR3 trace lengths must include Zynq package flight times. See UG933 and Layout Guidelines.


Layout Note:
DDR3 target trace impedances are as follows:
Single Ended Signals = 40 ohms
Differential Signals = 80 ohms



Default: Pins 1 - 2, 40.2 ohm resistor.
NOTE:
RESET# requires 40.2 resistor for PD, to maintain logic high through FPGA Configuration. See UG933p62



Layout Note:
Use Fly-by routing and termination for DDR3 control signals. Resistors should be placed past the last memory IC & as close to the device as possible.

DDR3 Termination Supply




U9E
Zynq 7010/7020 SOC CLG400




BANK 500



PMOD Interface




QSPI



Boot Mode:	JT1:	JT2:	JT3:
Cascade JTAG	1 - 2 (low)	1 - 2 (low)	1 - 2 (low)
Ind. JTAG	2 - 3 (high)	2 - 3 (high)	2 - 3 (high)
QSPI	x	1 - 2 (low)	2 - 3 (high)
SD Card	1 - 2 (low)	2 - 3 (high)	2 - 3 (high)

Micro SD Card




AVNET electronics marketing Avnet Engineering Services

Title: **04 - QSPI FLASH, MicroSD.SchDoc**


Size: **B** Document Number: **MicroZed 7010** Rev: **F**

Date: 10/29/2013 Sheet 4 of 11

Ethernet PHY



USB 2.0 OTG



Layout Note:
USB differential signal impedance target is 90 ohms.

Layout Note:
USB_VBUS_OTG net must be 500mA or more capable.

Component Notes:
R51: OTG Mode = 1K
Host Mode = 10K
Default = Host Mode.
1) C1 & C3 not required
2) R50 Removed


In USB Host Mode:
1) C1 & C3 required
2) R50 0603 0 Ohm or PTC placed

Design Note:
R50 is a 0603 footprint.
Generic PTCs can be placed, not to exceed 500mA witholding, can be a selectable PTC value, pending customer requirements.



NOTE: The components in the purple outlined areas must be placed if greater than +5.0 Vin is applied to the power jack! By Default these components are NOT placed and the board is powered via the USB UART port with +5.0V.

Operational Notes:
USB Bus powered mode:
1) JT7 0 ohm pads 1-2,
2) DNP: D10, D11, R97, R98.
USB Self powered mode:
1) JT7 0 ohm on pads 2-3,
2) R97, R98 populated,
3) DNP: D10, D11.
USB Self powered, no backfeed:
1) JT7 0 ohm on pads 2-3,
2) D10, D11 populated,
3) DNP: R97, R98.

Layout Note:
USB_VBUS_UART net must be 1A or more capable.




U9C
Zynq 7010/7020 SOC CLG400






Default: pin 1-2, 1K

U9D
Zynq 7010/7020 SOC CLG400






PRELIMINARY







U9A
Zynq 7010/7020 SOC CLG400



U9B
Zynq 7010/7020 SOC CLG400

BANK 13
(Z7020 Only)





















AVNET electronics marketing



Avnet Engineering Services

Title: **08 - MICROHEADERS.SchDoc**

Size: **B** Document Number: **MicroZed 7010** Rev: **F**

Date: 10/29/2013 Sheet 8 of 11





Revision Notes:

Revision C Changes:

- 1) Add Silkscreen Logos - CE, RoHS and Copper Part Number on board
- 2) Reduce R34, 35, (40), 42 from 100K to 1K
- 3) Add pulldown resistors to R34, 35, (40), 42 - Value 2.2K - 5.00K
- 4) Fuse (PTC) recommendation note for R50, 12V input
- 5) Connect: U8.6 to U20.2
- 6) Connect: U3.16 to U8.3
- 7) Connect: JX2.10 to U15.4
- 8) Change 4.75K resistors to 4.99K
- 9) Added rubber feet to BOM
- 10) Add staple point vias for J2 USB connector.

Revision D Changes (no production):

- 1) Attached JX2.10 to U15.4

Revision E Changes (no production):

- 1) Replaced U1 from MAX13035EETE+ to TI TXS02612ZQSR part.
- 2) Added Sheet 11.
- 3) Moved mechanical information to back page.


Revision F Changes:

- 1) Changed USB UART default power to bus power. Attach VBUS power net to U2.7 RGIN pin. Disconnect Vdd pin from +3.3V.
- 2) Added Ethernet LED drive buffer circuit to reduce 3.3V PHY backfeed.
- 3) Added: D10, D11, JT7, R97, R98 to allow user to configure USB Bus or Self power mode.
- 4) Removed two fansink mounting holes. Removed ground attribute to mounting holes (in layout files).
- 5) Added D12 PolyZen (PTC+Zen) USB UART protection component as configurable option.
- 6) Added R99 0 ohm resistor for D12 bypass (default).
- 7) Added C221 2.2uF capacitor for USB transient and flyback voltage protection.
- 8) Revised notes (above).

Mechanicals:


PCB
MMP-7Z045-PCB-F


PCB Mounting Holes



Fansink Mounting Holes



PRELIMINARY

 Avnet Engineering Services	
Title: 11 - Back Page.SchDoc	
Size: B	Document Number: MicroZed 7010 Rev: F
Date: 10/29/2013	Sheet 11 of 11